


Cascaded logic using clocked domain wall devices


SAND2020-7988PE



Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.




Clock phase 1:
standby
State: '1' (P)




DW NAND gate

Clock phase 2:
receive input & compute
State: '1' (P) → '0' (AP)



DW NAND gate


Clock phase 3:
transmit & reset
State: '0' (AP) → '1' (P)




DW NAND gate

Domain wall devices serve double duty as processing elements and non-volatile data buffers

Micro-pipelined domain wall logic



Pipelined CMOS processor




Bit-level micro-pipelining enables high-throughput arithmetic operations

32-bit operands

...

0	0	0
1	1	1
2	2	2
...	...	...
29	29	29
30	30	30
31	31	31



32-bit sums

0	0	0
1	1	1
2	2	2
...	...	...
29	29	29
30	30	30
31	31	31

...

32-bit ripple carry adder


Delay per add: 32 cycles (1 clock cycle = 1 gate delay)

Throughput: 1 sum / gate delay

Bit-level micro-pipelining enables high-throughput systolic processing

32-bit operands

32-bit outputs




Chain of arithmetic operations (e.g. matrix multiplication)

Delay per operation: X cycles (1 clock cycle = 1 gate delay)


Throughput: 1 output / gate delay

Domain wall logic energy consumption below scaled CMOS


Domain wall circuit simulation using micromagnetics-validated SPICE compact models:






Spin transfer torque (STT)



Spin orbit torque (SOT)



Robust to process variations and high temperature



Higher TMR → Higher current On/Off ratio
 → Higher robustness to noise/variations