




Veeco D-125 MOCVD system

Material advances toward vertically-conducting AlGaIn power transistors

Andrew Allerman, Mary Crawford, Greg Pickrell,
Andrew Armstrong, Robert Kaplar, Jeramy
Dickerson, and Vincent M. Abate

Sandia National Laboratories, Albuquerque, NM

Kimberly Ceilo, Alec Talin, and Francois Léonard,
Sandia National Laboratories, Livermore, NM

- **Introduction**
 - AlGaN alloys for power electronics
 - Challenges for vertically conducting power transistors in AlGaN
- **“Quasi-vertical” ($\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$) PN Diodes on sapphire**
 - Grown continuously and diodes with regrown p-anode
- **Growth of ($\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$) on patterned N-GaN substrates**
 - Overgrowth process and pattern geometry
 - Threading dislocation density and morphology
 - Vertically conducting PN AlGaN diode
- **Summary**

Ultra-wide-bandgap semiconductors (UWBS, >4eV) for power electronics



Critical Electric Field (MV/cm)

$$E_c \propto E_g^{2.5} \quad (\text{Direct gap})$$

Unipolar Figure of Merit (vertical devices)

$$UFOM = \frac{V_{br}^2}{R_{on,sp}} = \frac{1}{4} \epsilon \mu E_c^3 \propto E_g^{7.5}$$

Critical Electric Field vs. Bandgap




1-Armstrong, EL 2016, 2-Allerman, EL 2016, 3-Nisikawa, JpnJAP 2007


Why wide-bandgap semiconductors for power electronics?

Unipolar Figure of Merit (vertical devices)

$$UFOM = \frac{V_{br}^2}{R_{on,sp}} = \frac{1}{4} \epsilon \mu E_c^3 \propto E_g^{7.5}$$




Si, SiC Power Transistors



WBS devices:
➔ Lower ohmic loss

Challenges for a AlGaN-based switching transistor

➔ Double-well Metal-Insulator-Semiconductor Field-Effect-Transistor (D-MISFET)



AlGaN based vertical D-MISFET

1

Reverse bias PN junction key to multi-kilovolt blocking voltage (V_{br})

- ➔ Must have low reverse leakage current
- P-layers formed by ion implantation and annealing for Si and SiC devices
- ➔ P-AlGaN by implantation has not been reported

2

Vertically conducting device geometry


- ➔ No AlGaN substrate for vertical conduction
- Substrate removal possible alternative

➔ Form the p-well by selective-area-growth (SAG) of p-AlGaN

➔ Develop growth of AlGaN on conductive GaN or SiC substrates

Challenges to selective area regrowth of PN junctions



Sources of current leakage at regrown PN interface




- Electrically active impurities (Si, O, etc.)
- Damage to crystal structure from ICP etch resulting in extended (?) and point defects (e.g. vacancies).
- Incorporation rates of impurities and growth rates depend on crystal plane
- Impact of mask on regrowth and subsequent mask removal

➔ *Start simple, p-AlGaN regrowth only on c-plane drift layers*

GaN PN diodes: Continuous and regrown p-GaN



Continuous




Regrowth on
"as-grown"
drift layer


← Regrown PN diode equal to continuously grown diode

→ MOCVD regrowth is not a problem

Regrowth on
ICP-etched
drift layer




→ Regrown PN diode on an etched drift layer has high reverse leakage current →




$\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ “Quasi-Vertical” PN diode on sapphire

Quasi-Vertical AlGa_{0.3}N PN diode




- Implanted junction edge termination
- Mesa & p-metal dia.: 300 - 50 μm
- **Drift Layer: 4.3, 5.5, 7.5, 9, 11 (total to 18 μm)**
- Drift layer doping: mid 10^{15} – mid 10^{16} cm⁻³
Mobility: 150 cm²/Vs
- **Threading dislocation density: $1\text{-}3 \times 10^9$ cm⁻²**

Reverse IV Characteristics



Forward IV Characteristics



Impurities at regrowth and growth interrupt interface (GaN) — SIMS Studies



Characterize the extent of impurities (Si, O) at the regrown interface (GaN)


■ Is silicon (oxygen) coming from inside the reactor?

- SiC platen
- Backside of HVPE N⁺ GaN wafer
- Si doped N-type GaN epilayer
- Source material (TMGa, NH₃)
- Reactor parts

■ Studied many regrowth scenarios

- In-chamber growth interrupts vs. out of chamber
- Uid-GaN coated or uncoated SiC platen
- Uid-GaN vs. Si-GaN surfaces
- GaN substrate vs GaN/sapphire
- Temperature & ramp-rate prior to regrowth


Examples of SIMS interface structures




Impurities at regrowth and growth interrupt interface

— (GaN)

- Growth interrupts show MOCVD reactor is not a major source of silicon or oxygen
 - All growth interrupts show:
 $[\text{Si}] < 5 \times 10^{16} \text{ cm}^{-3}$
 $[\text{O}] \sim \text{at background level}$
 - Even when moving wafer to load lock and back into the chamber
- Silicon is from outside the chamber but oxygen isn't incorporated
 - Si is highly variable in concentration and time:
 $[\text{Si}] \sim 0.5\text{--}5 \times 10^{18} \text{ cm}^{-3}$
 $[\text{O}] \sim \text{at background level}$
 - HVPE GaN substrate (1st layer)
 $[\text{Si}] > 1.5 \times 10^{19} \text{ cm}^{-3}$




Example of SIMS of regrowth interfaces



Impurities at regrowth and interrupt interfaces ($\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$)

SIMS: $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ regrowth & interrupt interfaces


SIMS test structure



[Si] - DL
[O] - Backgnd.

[Si] - $2 \times 10^{18} \text{ cm}^{-3}$
[O] - $1 \times 10^{17} \text{ cm}^{-3}$

[Si] - $4 \times 10^{18} \text{ cm}^{-3}$
[O] - $3 \times 10^{16} \text{ cm}^{-3}$




➡ Si & O at regrowth interfaces are from outside the chamber

$(\text{Al}_{0.3}\text{Ga}_{0.7}\text{N})$ PN Diode: Regrowth on “as-grown” drift layer

➔ Test p-AlGaN regrowth on as-grown drift layer


A. Interrupted growth at junction



- $N_o = 7e16 \text{ cm}^{-3}$
- $t = 5.5 \text{ } \mu\text{m}$
- Expect reverse voltage ($V_{\text{res.}}$)
➔ 1500 – 1600 V (@ 1uA)

- Cool to room temperature & warm-up for p-AlGaN
- Test temperature ramp
- No Si, O at interface



B. Regrow junction



- Remove from reactor
- Same warm-up to p-AlGaN
- Expect Si, O at interface

$(\text{Al}_{0.3}\text{Ga}_{0.7}\text{N})$ PN Diode: Regrowth and growth interrupt on “as-grown” drift layer

PN Diode IV Characteristics on an “as-grown” drift layer




- Regrown diode has reverse leakage current $< 100 \text{ pA}$ to 700 V
- Very low reverse current leakage indicates a good PN junction ($TDD = \text{low } 10^9 \text{ cm}^{-2}$)

- Very low forward current leakage indicates a good PN junction


➔ Demonstrates regrowth of good PN junctions on “as-grown” drift layers

AFM of $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ drift layers: “As-grown” and ICP etched



As-Grown drift layer



$$N_o = 7 \times 10^{16} \text{ cm}^{-3}$$
$$t = 5.5 \text{ } \mu\text{m}$$






ICP Etched drift layer (0.3 μm)






➡ ICP etching leaves a smooth but damaged surface

AFM of $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ drift layers

Thermal processing (1100 & 1020 C) on “as-grown” drift layer



Thermal processing (1100 & 1020 C) on ICP-etched ($0.3 \mu\text{m}$) drift layer




➡ Little difference in surface of “as-grown” and ICP-etched drift layers after thermal processing

$\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ PN Diode: Regrowth on ICP etched drift layer


➔ Test p-AlGaN regrowth on ICP etched drift layer

A. "As-grown" Drift




- No ICP etch of drift layer
- Repeat previous regrown diode

B. ICP-etch ONLY



- No attempt to remove damage from ICP etch


C. ICP-etch + Thermal



- Warm to growth temperature and pause before p-AlGaN


PN Diode IV Characteristics on an ICP-etched drift layer

Reverse IV Characteristics



- Regrowth with thermal treatment reached $V_{\text{revs.}} > 1500 \text{ V}$ (@ $1 \mu\text{A}$)
- Regrowth on “as-grown” diode repeated
- ICP-etched reached $V_{\text{revs.}} \sim 1000 \text{ V}$ (@ $1 \mu\text{A}$)

Forward IV Characteristics





- Very low forward current leakage indicates a good PN junction ($TDD = \text{low } 10^9 \text{ cm}^{-2}$)


➔ Regrowth of p-AlGaN on ICP-etched AlGaN yields kilo-volt class PN diodes with low leakage!

Continuously grown vs. ICP etched and regrown diodes

• PN Diode IV Characteristics




➔ Thermal treatment of ICP-etched drift region can produce AlGaN PN diodes equal to continuously grown diodes (c-plane)



- Introduction
 - AlGaN alloys for power electronics
 - Challenges for vertically conducting power transistors in AlGaN
- “Quasi-vertical” ($\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$) PN Diodes on sapphire
 - Grown continuously and diodes with regrown p-anode
- **Growth of ($\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$) on patterned N-GaN substrates**
 - Overgrowth process and pattern geometry
 - Threading dislocation density and morphology
 - Vertically conducting PN AlGaN diode
- Summary


Low on-resistance requires vertical geometry diode



- **Quasi-vertical geometry useful for diode development**
 - Growth, process & JTE design
- **Quasi-vertical geometry results on high R_{on} due to current crowding under N-contact**
 - High resistive losses, low currents

➔ **Develop vertically conducting AlGaN diodes**

57%-AlGaN PN diode on n-SiC




- 0.2 μm drift
- $V_{br} < 200V$

R_{on} : 1.5 mΩ-cm²


← n-SiC

Nishikawa Jpn J. App. Phys. 2007

338 nm laser diode on n-GaN Substrates




Taketomi, Jpn J Appl Phys 2016




Sandia's AlGaN overgrowth of patterned templates

AlGaN Growth on Patterned Templates

Allerman et. al., JCG 2014





Trenches formed by etching




➔ Sub-micron features are key for uniform reduction of dislocations

Cathodoluminescence



10-20X reduction




10-15x reduction

$\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($x = 0.3$) overgrowth on n-type GaN substrates



Patterned and etched GaN substrates

- Geometry: 1, 3 μm (mesa width)
x 3, 1 μm (trench depth)
- Etch depth: 0.7 and 1.2 μm
- Trench alignment: $\langle 1-100 \rangle$ & $\langle 11-20 \rangle$





Growth conditions (27-32% AlGaIn)

- Veeco D-125
- V/III ratio: 720 - 1761
- Group-III flux: 44 – 81 $\mu\text{moles/min}$
- Growth rate: 0.5 – 0.75 $\mu\text{m/hr}$
- Temperature: 1050 – 1070 $^{\circ}\text{C}$
- Pressure: 75 torr



$\text{Al}_x\text{Ga}_{1-x}\text{N}$ ($X = 0.3$) overgrowth of patterned GaN — trench orientation

30%-AlGaIn overgrowth of patterned GaN — trench orientation





- Cracking perpendicular to trench (m-plane)
- Step bunching due to cracks
- Observed in all growth conditions tested



- Cracking perpendicular to trench (a-plane) most common
- Step bunching randomly distributed
- Large wafer bow


STEM - Vertical PN in 30%AlGaN

- Large variation in Al composition during film coalescence
- Composition is uniform once coalescence is complete




30%AlGaN overgrowth of patterned GaN

30%AlGaN overgrowth on patterned GaN




- N-type doping during overgrowth
- N_o to $2 \times 10^{18} \text{ cm}^{-3}$
- X_{al} 0.18 – 0.32 similar morphology
- Planar surface up to $X_{\text{al}} = 0.45$
- More step bunching on GaN
(conditions and wafer miscut)



30%AlGaN on patterned GaN

Overgrowth: 6.2 μm


Pattern: 0.67 μm , (1x1)



30%AlGaN on patterned AlGaN/sapphire

Overgrowth: 6 μm

Pattern: 0.56 μm , (1x1)






30%AlGaN overgrowth of patterned GaN

AlGaN on patterned GaN

Overgrowth: 8.3 μm

Pattern: 1.3 μm , (1x1)





AlGaN on patterned AlGaN/sapphire

Overgrowth: 7 μm

Pattern: 0.66 μm , (1x1)


$$\text{TTD} = 2\text{-}5 \times 10^8 \text{ cm}^{-2}$$

➔ Similar TTD as AlGaN
on sapphire




Vertical $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ PN diode on conducting GaN substrates

Vertical PN diode in 30%AlGaIn




- Drift: $t = 5.3 \mu\text{m}$
 $N_o = 2-4 \times 10^{16} \text{ cm}^{-3}$
- Overgrowth: $t = 6.2 \mu\text{m}$
- Total : $11.8 \mu\text{m}$




$$R_{\text{sp-on}} = 1 \text{ m}\Omega\text{-cm}^2$$

Forward IV Characteristics



Reverse IV Characteristics



- Much cracking on wafer
- Reverse voltage reached 650-680 V (@ $1 \mu\text{A}$)
- Low forward. and reverse current leakage

$$I_{\text{revs.}} < 100 \text{ pA to } 500\text{V}$$

Summary

- **Quasi-vertical $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ PIN diodes with regrown PN junction on etched drift layer**
 - Reverse voltages to 1500 V (@ 1 μA) with n-type drift layer of 6 μm
 - Reverse leakage < 3 nA to $V_{\text{res}} = 1000\text{ V}$

➔ *IV characteristics equal to continuously grown PN diodes*
- **Growth of $\text{Al}_{0.3}\text{Ga}_{0.7}$ on patterned N-GaN substrates**
 - Threading dislocation density of $3\text{-}5 \times 10^8\text{ cm}^{-2}$
 - Coalesced - $\text{Al}_x\text{Ga}_{1-x}\text{N}$ up to $X = 0.45$
 - $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ overgrowth > 12 μm achieved for vertical PN diodes
 - Vertical PN diodes in $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$, $V_{\text{revs}} = 650\text{-}680\text{ V}$ (@1 μA)

GaN work funded by the Advanced Research Projects Agency – Energy (ARPA-E), U.S. Department of Energy under the PNDIODES program directed by Dr. Isik Kizilyalli.

AlGaN work funded by the Laboratory Directed Research & Development program, Sandia National Laboratories