skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Technical Report: Accessor Realization

Technical Report ·
DOI:https://doi.org/10.2172/1773264· OSTI ID:1773264

As we have seen the arithmetic power of hardware architectures growing much faster than the memory bandwidth, there is an urgent need to rethink the way we operate, communicate, and store data. A promising strategy for overcoming the “memory wall” is the decoupling of memory precision from arithmetic precision as proposed in Anzt et al.. Such a decoupling of memory precision and arithmetic precision requires a “memory accessor” that handles the conversion between formats (resp. compression of the data) on the fly in registers. For such a memory accessor to be useful in practice, it has to combine multiple characteristics.

Research Organization:
Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States); Karlsruhe Inst. of Technology (KIT) (Germany)
Sponsoring Organization:
USDOE National Nuclear Security Administration (NNSA)
DOE Contract Number:
AC52-07NA27344; NA0003525
OSTI ID:
1773264
Report Number(s):
LLNL-SR-820918; 1032697
Country of Publication:
United States
Language:
English

Similar Records

Technical report: Design of the accessor
Technical Report · Wed Sep 30 00:00:00 EDT 2020 · OSTI ID:1773264

Parallel processing and pipelining usher DSP model into the future
Journal Article · Thu Feb 20 00:00:00 EST 1986 · Electron. Des.; (United States) · OSTI ID:1773264

High-bandwidth/low-latency temporary storage for supercomputers
Thesis/Dissertation · Thu Jan 01 00:00:00 EST 1987 · OSTI ID:1773264

Related Subjects