

Solder Interconnection SIP Software for the Windows XP™ Platform

SAND2006-5599P

P. Vianco, **M. Nielsen** and A. Fossum


Sandia National Laboratories*
Albuquerque, NM



*Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the US Dept. of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000.




Thermal mechanical fatigue (TMF) of solder interconnections can degrade the long-term reliability of electronic assemblies.




Two computational approaches have been developed at Sandia for predicting the TMF degradation of solder interconnections


Commercial software package





SIP model



Improved the prediction fidelity by incorporating a “microstructure feedback” variable in the constitutive equation: **Pb-rich phase size**.




The predicted, Pb-rich phase sizes were compared very well to experimental measurements in the gap and fillet regions.








The Pb-rich phase coarsening kinetics were recently modified to improve the prediction fidelity.



Pb-rich phase particle coarsening will progress towards the initiation of fatigue crack **damage** in the solder.



The predicted, limiting Pb-rich phase size - “pseudo damage parameter” - compared favorably to observations of cracks



A long-term goal is to incorporate a damage metric into the Sn-Pb model as was done for the Pb-free model.



- The damage metric would be an added parameter in the UCP constitutive model.
- However, developing such a metric will require fatigue testing to establish crack growth behavior.

The UCP_D constitutive model will be considered for the Sn-Pb solder.

- The unified creep-plasticity (UCP) constitutive equation was constructed from the stress-strain and creep data:

$$d\varepsilon/dt_{ij} = f_o \sinh^p[\sigma/(\alpha D_{\omega})] \exp(\Delta H/RT)$$


- A damage parameter, D_{ω} , was introduced to track crack development:

$$D_{\omega} = (1 - \omega)D$$


- The damage metric, “ D_{ω} ” will be determined by isothermal fatigue tests performed on ring-in-plug (RIP) samples.



Through the Lockheed Martin/Sandia **Shared Vision Program**, the CompSIR[®] model was transformed into the SIP[®] software



- Package geometries
- Interconnection materials
- Material properties



Geometric distribution of deformation represented by (Pb-rich phase size)

The Solder Interconnect Predictor (SIP)® software was developed under contract with Strikewire Technologies, LLC (Louisville,CO)


The format described below for the SIP® UNIX™ version is being used to develop the SIP® Windows™ version

- **Package geometries**

- Ball grid array (BGA)
- Chip scale package (CSP)
- Gull wing packages (e.g., SOICs, SOTs, QFPs, etc.)
- J-leaded packages
- Flip chip (FC) package
- Diodes
- Passive chip devices (e.g., resistors, capacitors, etc.)
- Leadless ceramic chip carriers (LCCC)

The Solder Interconnect Predictor (SIP)[©] software

• Interconnection materials



• Material properties

- Elastic modulus
- Coefficient of thermal expansion
- Poisons ratio

The Solder Interconnect Predictor (SIP)[®] software

- Select materials and dimensions

Solder Interconnect Predictor - C0606 ChipCapacitors

File Edit Help

Component Body

Dimensions (mm)

Name	Min	Max	Value
Length	0.00254	76.2	1.6
Height	0.00254	76.2	1.1684
Width	0.00254	76.2	1.6
Termination Width	0.00254	76.2	0.254

Material: <Alumina>

Coefficient of Thermal Expansion (1/K) 6E-6

Young's Modulus (MPa) 2.7856E5

Poissons Ratio 2.1E-1

Back Next

Solder Interconnect Predictor - C0606 ChipCapacitors

File Edit Help

Pad

Dimensions (mm)

Name	Min	Max	Value
Thickness	0.0051	0.254	0.1143
Total inside Bond Pad Length	0.051	50.0	0.635
Total Outside Bond Pad length	0.51	50.0	3.3782

Material: <Copper>

Coefficient of Thermal Expansion (1/K) 1.7E-5

Young's Modulus (MPa) 1.172E5

Poissons Ratio 3E-1

Back Next

Solder Interconnect Predictor - C0606 ChipCapacitors

File Edit Help

Solder

Dimensions (mm)


Name	Min	Max	Value
% Height Up Component	0.01	1.0	0.5
Gap Thickness	0.00254	0.254	0.1016

The solder model material properties are not modifiable by the user. The details of the solder model can be found in the following Sandia National Laboratories papers.

D. Frear, D. Givas, and J. Morris, J. Electronic Materials 17, 171 (1988).

D. Frear, S. Burchett, and M. Neilsen, Advances in Electronic Packaging, EEP Vol. 19-2 (1997).




Back Next



The fillet rise, fillet extent and gap thickness can be changed to reflect variations of manufacturing processes.



The Solder Interconnect Predictor (SIP)[©] software

- **Mesh generation routine**





The Solder Interconnect Predictor (SIP)[®] software

- Thermal history / thermal cycle




The Solder Interconnect Predictor (SIP)[®] software


- SIP[®] prediction: chip device




Oblique view



Front view





Back view




The Solder Interconnect Predictor (SIP)[®] software


● SIP[®] prediction: ball-grid array (BGA)



Oblique view



Front view



FY06 Update

- **Developed Windows Version of SIP:**

Kansas State University Computer and Information Science Dept. developed a native Windows versions of the SIP engine:



- Finite element code JAS-3D
- Mesh generation tools Aprepro, FastQ, Gen3D, Gjoin, Grepos
- Post-processing tools BLOT and Algebra.

- **Modified SIP JAVA-driver code and linked up the new engine:**



- Much work converting the NOT SO PLATFORM INDEPENDENT Java code.
- Significant help provided by KSU.

FY06 Update

Improved robustness of automated meshing of chip capacitors.







- **Original SIP** – automated meshing failed for some parameter sets.



- **Modified SIP** – automated meshing generates quality mesh for parameter sets that had failed with old algorithm.

FY06 Update

Variety of solder fillets automatically meshed by changing a single parameter (fillet height).



FY06 Update

- **Develop SIP that is a true Windows Application**
 - Work performed by Kansas State University
 - Easier to use
 - Easier to install, modify, and maintainDoesn't require the installation of separate JAVA software, etc.
- **Implement the damage model and failure criterion into SIP (Sn-Pb) that was developed for the Pb-free UCPD model**
- **Participate in Sn-Pb Solder Failure Round Robin organized by Tom Clifford, LMCO**
 - Modify Sn-Pb solder failure criteria, if needed, based on comparisons developed from this collaboration.

