




Predicting AMD Magny-Cours Performance for a Suite of NNSA/ ASC Applications (Preliminary Results for Hot Chips 2010 Submission)

Douglas Doerfler, Mahesh Rajan, Courtenay Vaughan
Sandia National Laboratories

SAND2010-xxxxP
Unlimited Release
Printed March, 2010

Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company,
for the United States Department of Energy's National Nuclear Security Administration under contract DE-AC04- 94AL85000.





AMD's Next Processor: Magny-Cours

- Now: Istanbul
 - 6 cores @ up to 2.6 GHz
 - Two channels of DDR2 @ up to 800 MHz
 - 62.4 peak GFLOPs with 12.8 GB/s peak memory BW
- Next: Magny-Cours
 - Two Istanbul die integrated into an MCM
 - 8-core & 12-core versions
 - Frequency will be < 2.6 GHz to maintain power envelope
 - Assume 2.1 for 12-core, 2.4 for 8-core
 - Two Die -> 4 memory channels
 - DDR3 with new G34 socket
 - Up to 1333 MHz
 - 8-core: 76.8 peak GFLOPs with 42.7 GB/s peak memory BW
 - 12-core: 100.8 peak GFLOPs with 42.7 GB/s peak memory BW




Method for Estimating Magny-Cours Performance

- Memory sensitivity analysis can be performed by varying DDR frequency
- Test Platform
 - Two socket AMD Istanbul (2x6 cores) node
 - 2.6 GHz core frequency w/two channels of 800 MHz DDR2
 - Using BIOS settings, memory controller DDR frequency can be set to 400, 532, 667 or 800 MHz
- Trend analysis is used to derive an equation that can be used to predict performance at other memory speeds
 - Excel used for trend analysis
 - Log or polynomial fit provided the best results
 - Resulting equation used to predict performance at a given frequency
 - Accuracy of the estimation is primarily dependent on the quality of the trend line




Results for 12-core Analysis





Results for 8-core Analysis







Method for Estimating Magny-Cours Performance


- Fraction of memory and compute is determined by knowing the following equations and solving:
 - $t' = t * (\text{mem_speedup} * \text{frac_mem_bound} + \text{cpu_speedup} * \text{frac_comp_bound})$
 - $\text{frac_mem_bound} + \text{frac_comp_bound} = 1$
 - for above basis data: $\text{cpu_speedup} = 1$
- Substituting and solving
 - $t'/t = \text{mem_speedup} * \text{frac_mem_bound} + 1 - \text{frac_mem_bound}$
 - $t'/t - 1 = \text{frac_mem_bound} * (\text{mem_speedup} - 1)$
 - $\text{frac_mem_bound} = (t' / t - 1) / (\text{mem_speedup} - 1)$
 - then
 - $\text{frac_comp_bound} = 1 - \text{frac_mem_bound}$

Fraction compute and memory bound is estimated via an empirical study measuring performance with varying memory subsystem frequencies





Fraction compute and memory bound is estimated via an empirical study measuring performance with varying memory subsystem frequencies





Method for Estimating Magny-Cours Performance

- Knowing the fractions, performance can be estimated for other core and memory frequencies
 - only valid for small steps in core and memory frequencies because the fractions are a function of the frequencies
 - $t' = t * (\text{mem_speedup} * \text{frac_mem_bound} + \text{cpu_speedup} * \text{frac_comp_bound})$
 - $\text{speedup}' = t / t' = 1 / [(\text{mem_speedup} * \text{frac_mem_bound} + \text{cpu_speedup} * \text{frac_comp_bound})]$
- Magny-Cours speedup = $2 * \text{speedup}'$
 - assumes proper core and memory affinity control in order to avoid “non-local” data movement
 - In the case of Magny-Cours, non-local data movement is over the HyperTransport interconnect



Node Performance Comparison for the Cielo Application Suite

