Performance of a Front End prototype ASIC for picosecond precision time measurements with LGAD sensors
- Univ. Paris-Saclay, Gif-sur-Yvette (France)
- Ecole Polytechnique, Palaiseau (France)
- Universite Paris-Saclay, Orsay (France)
- Inst. for High Energy Physics (IFAE), Barcelona (Spain)
- Univ. Autonoma de Barcelona (Spain). Inst. Catalana de Recerca i Estudis Avancats (ICREA) and Inst. de Fisica d'Altes Energies (IFAE)
- European Organization for Nuclear Research (CERN), Geneva (Switzerland)
- Centro Nacional de Microelectronica (CNM-IMB-CSIC), Barcelona (Spain)
- Univ. Paris-Sud, Orsay (France)
- Brookhaven National Lab. (BNL), Upton, NY (United States)
For the High-Luminosity phase of LHC, the ATLAS experiment is proposing the addition of a High Granularity Timing Detector (HGTD) in the forward region, to mitigate the effects of the increased pile-up. The chosen detection technology is Low Gain Avalanche Detector (LGAD) silicon sensors that can provide an excellent timing resolution below 50 ps. The front-end read-out ASIC must exploit the large signal derivative and small noise provided by the sensor, while keeping low power consumption. This paper presents the results on the first prototype of a front-end ASIC, named ALTIROC0, which contains the analog stages (preamplifier and discriminator) of the read-out chip. The ASIC was characterised both alone and as part of a module with a 2×2 LGAD array of 1.1×1.1 mm2 pads bump-bonded to it. The various contributions of the electronics to the time resolution were investigated in test-bench measurements with a calibration setup. Both when the ASIC is alone or with a bump-bonded sensor, the jitter of the ASIC is better than 20 ps for an injected charge of 10 fC. The time walk effect, which arises from the different preamplifier response for various injected charges, can be corrected up to 10 ps using a Time Over Threshold measurement. The combined performance of the ASIC and the LGAD sensor, which was measured during a beam test campaign in October 2018 with pions of 120 GeV energy at the CERN SPS, is around 40 ps for all measured modules. All tested modules show good efficiency and time resolution uniformity.
- Research Organization:
- Brookhaven National Lab. (BNL), Upton, NY (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC), High Energy Physics (HEP)
- Grant/Contract Number:
- SC0012704
- OSTI ID:
- 1661630
- Report Number(s):
- BNL-216381-2020-JAAM; TRN: US2203606
- Journal Information:
- Journal of Instrumentation, Vol. 15, Issue 07; ISSN 1748-0221
- Publisher:
- Institute of Physics (IOP)Copyright Statement
- Country of Publication:
- United States
- Language:
- English
Web of Science
Ultra-fast silicon detectors (UFSD)
|
journal | September 2016 |
Beam test results of a 16 ps timing system based on ultra-fast silicon detectors
|
journal | April 2017 |
Prototype ATLAS IBL modules using the FE-I4A front-end readout chip
|
journal | November 2012 |
“ALTIROC0, a 20 pico-second time resolution ASIC for the ATLAS High Granularity Timing Detector (HGTD)”
|
conference | March 2018 |
Performance of the EUDET-type beam telescopes
|
journal | October 2016 |
Similar Records
The Analog Front-end for the LGAD Based Precision Timing Application in CMS ETL
The ETROC Project: Precision Timing ASIC Development for LGAD-based CMS Endcap Timing Layer (ETL) Upgrade