



## 2nd Joint ISTDM/ICSI 2019 Conference

# Modulation of Turn-On Voltage in Undoped Si/SiGe Heterostructure Insulated-Gate Field-Effect Transistors (IGFETs) for Cryogenic Memory Applications

Nai-Wen Hsu<sup>1</sup>, Tz-Ming Wang<sup>1</sup>, Chia-Tse Tai<sup>1</sup>, Charles Thomas Harris<sup>2</sup>,  
Tzu-Ming Lu<sup>2</sup>, and Jiun-Yun Li<sup>1,3,\*</sup>  
\*email: [jiunyun@ntu.edu.tw](mailto:jiunyun@ntu.edu.tw)


<sup>1</sup> Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 10617, Taiwan

<sup>2</sup> Sandia National Laboratories, Albuquerque, New Mexico 87185, USA


<sup>3</sup> Taiwan Semiconductor Research Institute 30078, Hsin-Chu, Taiwan

- Motivation
- Material Growth and Device Fabrication
- Device Characteristics of Si/SiGe Flash Memory
- Summary

# Motivation: Si-Based Quantum Computing



*Nature (2012)*





*APL (2009)*

- Undoped Si/SiGe heterostructures are a promising platform for quantum computing
  - Long spin decoherence times by in enriched  $^{28}\text{Si}$  host
  - CMOS compatible
  - 2DEG mobility  $> 1.6 \times 10^6 \text{ cm}^2/\text{Vs}$  at 0.3 K, low density  $\sim 10^{10} \text{ cm}^{-2}$




# Motivation: Classical/Quantum Interface


## Quantum Computer



D-Wave Systems Inc.



Google (2019)



Microprocessors and Microsystems (2019)


## ➤ Challenges

- Interconnects between classical (digital) and quantum computing devices (e.g. wiring, heating, efficiency and latency)
- Only few studies on cryogenic logic and memory devices on the Si/SiGe platform


# Motivation: Cryogenic Memory

Emerging  
Memory

## RRAM




## Pseudo-spin-valve




CMOS  
Memory

## SRAM



*IEEE Trans. Appl. Supercond. (2012)*




## DRAM




*IMW (2018)*

# Motivation: Si/SiGe-Based Memory



## b) Future perspective



# Prior Work: Surface Tunneling in Undoped Si/SiGe Heterostructures






 Mobile electrons






APL (2009)









# Prior Work: Surface Tunneling in Undoped Si/SiGe Heterostructures



-  Mobile electrons
-  Trapped electrons







# Prior Work: Surface Tunneling in Undoped Si/SiGe Heterostructures



Charge  $\rightarrow \Delta V_{th} \rightarrow$  Cryogenic Flash on Si/SiGe platform




# Experiment: Epitaxy by Chemical Vapor Deposition



- Undoped Si/SiGe heterostructures grown by UHV CVD with  $\text{SiH}_4$  and  $\text{GeH}_4$  as precursors
- Low background impurity (C, O, B, P) levels

# Device Fabrication



$\text{P}^{31+}$  implant for S/D

RTA 625°C 10 s for  
dopant activation

90-nm  $\text{Al}_2\text{O}_3$  by ALD

at 200°C  
Ti/Au by e-beam  
evaporation as gate

Gate definition

by ion mill

S/D contact


window by  
BOE

Ti/Au by e-beam

evaporation as  
contact







# Operation Principle of Charge-Trapping Flash Memory



➤ Write '1' (Erase):  
**Holes** tunnel into CT layer,  
 recombine with trapped  
 electrons,  $V_{th}$  decreases.

➤ Write '0' (Program):  
**Electrons** tunnel into and get  
 trapped in the CT layer.  $V_{th}$   
 increases.

# Operation Principle of Si/SiGe Flash Memory




- Write '1' (Erase):  
Electrons detrapp from the interface states,  $V_{th}$  decreases.



- Write '0' (Program):  
Electrons tunnel to surface and be trapped at the  $Al_2O_3/Si$  interface states,  $V_{th}$  increases.

# Operation Principle of Si/SiGe Flash Memory


On




Off



## Program speed (Write 0)




## Erase speed (Write 1)




➤ The larger the erase voltage, the faster the erase speed.



## Retention




## Endurance



- A large memory window ( $\Delta V_T$ ) of more than 4 V is obtained and retention is longer than 10,000 s.
- Endurance > 10,000 times without memory window degradation.


# Comparison of Other Memories

Floating Gate Flash




*Microelectronic Engineering (2009)*

Charge-Trapping Flash



*Materials 2014*

Si/SiGe Flash



- Electrons tunnel through crystal SiGe instead of oxide
- No oxide breakdown issue ➡ Good endurance




- Undoped Si/SiGe heterostructures insulated-gate FETs were fabricated and used as a cryogenic Flash memory.
- Electrons tunneled from buried QW to surface layer get trapped in the  $\text{Al}_2\text{O}_3/\text{Si}$  interface states, causing  $V_{\text{th}}$  shift.
- Endurance is tested by operating 10000 times without memory window degradation
- A large memory window ( $\Delta V_T$ ) of more than 4 V is obtained and retention is longer than 10000 s.

# Acknowledgement



國立臺灣大學  
National Taiwan University



Sandia  
National  
Laboratories





- This work at National Taiwan University has been support by the Ministry of Science and Technology.
- This work was performed, in part, at the Center for Integrated Nanotechnologies, a U.S. DOE, Office of Basic Energy Sciences, user facility. Sandia National Laboratories is a multi-mission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC., a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA-0003525. The views expressed in this presentation do not necessarily represent the views of the U.S. Department of Energy or the United States Government.

## Thanks for your attentions





# Back-up

## Program speed



- The longer the program time, the bigger the  $\Delta V_{th}$ .
- Program speed is not sensitive to program voltage.


## Erase speed




- The longer the erase time, the bigger the  $\Delta V_{th}$ .
- The larger the erase voltage, the faster the erase speed.

# Temperature Dependence

## Program speed





## Erase speed





- Programming speed is insensitive to temperature
- Erasing speed increases with temperature

# Write speed: Channel length effect


- Choose 5V as program voltage, pulse duration=1 s  
-11V as erase voltage, pulse duration= 1 s
- Program speed is not sensitive to channel length
- Erase speed is relevant to channel length:  
the shorter the channel, the faster the erase speed



# Operation principle of our device



Write '1' (Erase):  
**Electrons** detrapp from the interface states,  $V_{th}$  decreases.



Write '0' (Program):  
**Electrons** tunnel to surface and be trapped at the  $Al_2O_3/Si$  interface states,  $V_{th}$  increases.

