



FAIR DEAL: The Next Generation of Non-Volatile Memory




FAIR DEAL GC Technical Overview

Shashank Misra


What if you could make devices atom-by-atom?



New path to scaling functionality / area without shrinking transistor size



What if you could do atomic-scale processing?




Traditional etch process

Obviate-

- Over-exposure of resist
- Resist stability after development
- Resist process stability

**New approach to processing
having different limitations**




Area selective chemistry

Atomically precise advanced manufacturing (APAM)


“Chemical contrast” at Si surface

- Untermminated Si: 1 reactive bond/ atom
- H-terminated Si: unreactive




Scanning tunneling microscope (STM) can image and pattern the H-terminated surface

Electronic devices at the limit of single atoms





2D areas of highly P doped Si to +/- 1 lattice site precision






Reconfigurable transistors – reconfigure logic at run time

Conventional CMOS



Reconfigurable transistors




Gaillardon, IEEE VLSI (2015)

Reconfigurable transistors (RTs) - impact




Commercial perspective

Increase functionality per unit area, power



Government perspective


Mission flexibility vs. performance




Opportunity to evaluate future impact of reconfigurable transistor technologies

Atomic processing - impact

Area selective chemistry




Expose & develop





Transfer process

Government perspective




CMOS



Supply chain assurance

Commercial perspective



R. Arghavani estimates


Parameters	I_{ON} (mA/ μ m) @ $V_{GS}=V_{DS}=0.7V$	$\Delta I_{ON}/I_{ON_FF}$
Si FinFET ($H_{FIN}=37nm$)	0.630	0
1 NW GAA	0.286	-0.55
2 NW GAA	0.525	-0.17
3 NW GAA	0.576	-0.09
Si FinFET ($H_{FIN}=54nm$)	0.690	+0.095



Compare to APAM:
over 2 mA/ μ m
(cryogenic)

Unexpected material properties

Limitations of APAM state of the art



- ✗ Clean sample: $T > 800^\circ\text{C}$

- ✗ Patterning in UHV, with STM
- ✗ Only one proven resist & dopant

- ✗ Limit diffusion: $T < 450^\circ\text{C}$
- ✗ Cryogenic operation only

Problems span surface chemistry, device physics, microelectronics

Foundational capabilities

APAM SOA

Purely donor-based devices

Operate at cryogenic temperatures

Rudimentary quantum transport

No clear way to integrate with CMOS

No clear path to manufacturability

FAIR DEAL

Include common transistor elements

Room temperature operation

Reconfigurable logic

Quantum transport

Combine APAM & CMOS

Broaden range of resist and dopant chemistry

Future Impact



Understand beyond CMOS device concepts at limit of atoms

Enhance CMOS with APAM-enabled devices and processes


New manufacturing pathways – flexibility, scalability

Digital electronics at the atomic limit (DEAL)


Thrust 1: APAM-enabled Devices




Thrust 4: Application Platform





Thrust 2: APAM Modeling



Thrust 3: CMOS Integration




Answer high risk science questions



High risk derives from open science questions.
Goal: Reduce risk → move to engineering questions.

Pathfinding approach





Year 1: Try the obvious approach, evaluate alternative paths.

Year 2: Try alternative paths that remain in scope. Integrate things that work together.

Year 3: Consolidate to crosscutting goals that remain in scope.


Thrust #1: APAM devices



Technology	Result
Acceptor chemistry	Complementary transistors
Doping	Room temperature operation
Surface gate	Control, program device

DEAL expands the APAM toolbox to discover new transistor technologies with atomic control

Thrust #2: APAM modeling




What type of nanodevices to use for APAM-enabled reconfigurable logic?

What are the rules of design for reconfigurable circuits?

DEAL establishes modeling tools to design devices and circuits for reconfigurability


Thrust #3: CMOS integration



DEAL establishes proof-of-principle integration with CMOS:

- Enhance CMOS circuit with small number of APAM devices
- Add APAM processing into regular CMOS manufacturing

Thrust #4: Application platform



DEAL develops proof-of-principle *scalable workflows* built on atomic / molecular resists and dopants

Organizational chart

Thrusts

Program Leadership
PI: Shashank Misra
PM: Robert Koudelka
Deputy PM: Rick Muller

#1 APAM-enabled devices
Lead: Shashank Misra

#2 APAM modeling
Lead: Denis Mamaluy

#3 Integration
Lead: Dan Ward

#4 Application platform
Lead: George Wang

Support Team
Financial: Laurel Taylor
Logistics: Lori Mann
Web: Dorean
Chaleunphonh
Administrative: Felicia
Pena

Cross-cutting capabilities

Measurement: Lisa Tracy, Tzu-Ming Lu, David Scrymgeour, Ping Lu, Albert Grine



Microfabrication: Dan Ward, DeAnna Campbell, Mark Gunter, Steve Carr, Sean Smith

Modeling: Denis Mamaluy, Suzey Gao, Leon Maurer, Andrew Baczewski, Peter Schultz, Quinn Campbell

Surface Science: Shashank Misra, Ezra Bussmann, George Wang, Aaron Katzenmeyer,
Evan Anderson, Bob Butera, Dave Wheeler

Atomistic modeling toolkit

Need to pioneer a lot of 'new chemistry'



Some of the steps involved in phosphorus incorporation from a phosphine precursor

Accelerate pathfinding in thrusts 1 & 4

- Screening dopant chemistries
- Understanding atomic resists
- Exploring, rationalizing wet chemistry

Tools: density functional theory, quantum Monte Carlo, and kinetic Monte Carlo

Accelerate workflows

Need to make many devices to answer science questions

Need faster cycles of learning for thrusts 1, 2, 3

Task	Existing Throughput	Existing shortcut	Future accelerators
STM	2 days	μ fab proxy	Photolithography (4), sample prep (3,4)
μ fab	6 per day	Simulators	CMOS integration (3)
Measurement	1 day	Simulators	New systems, packaging, RT operation (1)

Focus on removing rate-limiting steps & ‘device-i-fying’ every advance.

- '17-18: Interdisciplinary advances speed up μ fab
- '18-19: Communication: sample tracking database

Organizational chart

Thrusts

Program Leadership
PI: Shashank Misra
PM: Robert Koudelka
Deputy PM: Rick Muller

#1 APAM-enabled devices
Lead: Shashank Misra

#2 APAM modeling
Lead: Denis Mamaluy

#3 Integration
Lead: Dan Ward

#4 Application platform
Lead: George Wang

Support Team
Financial: Laurel Taylor
Logistics: Lori Mann
Web: Dorean
Chaleunphonh
Administrative: Felicia
Pena

Cross-cutting capabilities

Measurement: Lisa Tracy, Tzu-Ming Lu, David Scrymgeour, Ping Lu, Albert Grine

Microfabrication: Dan Ward, DeAnna Campbell, Mark Gunter, Steve Carr, Sean Smith

Modeling: Denis Mamaluy, Suzey Gao, Leon Maurer, Andrew Baczewski, Peter Schultz, Quinn Campbell

Surface Science: Shashank Misra, Ezra Bussmann, George Wang, Aaron Katzenmeyer,
Evan Anderson, Bob Butera, Dave Wheeler