Delayed boost of driver output signals
Abstract
According to examples, an apparatus may include a field effect transistor (FET), a driver to receive an input signal and to output a driver output signal, and a gate to receive the input signal. The apparatus may also include a delay element to receive the driver output signal and to output a delayed signal to the gate after a delay from receipt of the driver output signal, in which the gate is to output a gate output signal to the FET in response to receipt of the input signal and the delayed signal, and in which receipt of the gate output signal by the FET drives the FET to provide a boost to the driver output signal.
- Inventors:
- Publication Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1568252
- Patent Number(s):
- 10,270,444
- Application Number:
- 15/945,471
- Assignee:
- Hewlett Packard Enterprise Development LP (Houston, TX)
- DOE Contract Number:
- AC52-07NA27344
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 04/04/2018
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 42 ENGINEERING; 97 MATHEMATICS AND COMPUTING
Citation Formats
Luckett, Edward James, and Poirier, Christopher Allan. Delayed boost of driver output signals. United States: N. p., 2019.
Web.
Luckett, Edward James, & Poirier, Christopher Allan. Delayed boost of driver output signals. United States.
Luckett, Edward James, and Poirier, Christopher Allan. 2019.
"Delayed boost of driver output signals". United States. https://www.osti.gov/servlets/purl/1568252.
@article{osti_1568252,
title = {Delayed boost of driver output signals},
author = {Luckett, Edward James and Poirier, Christopher Allan},
abstractNote = {According to examples, an apparatus may include a field effect transistor (FET), a driver to receive an input signal and to output a driver output signal, and a gate to receive the input signal. The apparatus may also include a delay element to receive the driver output signal and to output a delayed signal to the gate after a delay from receipt of the driver output signal, in which the gate is to output a gate output signal to the FET in response to receipt of the input signal and the delayed signal, and in which receipt of the gate output signal by the FET drives the FET to provide a boost to the driver output signal.},
doi = {},
url = {https://www.osti.gov/biblio/1568252},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Apr 23 00:00:00 EDT 2019},
month = {Tue Apr 23 00:00:00 EDT 2019}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Qualified universal clock buffer circuit for generating high gain, low skew local clock signals
patent, June 1998
- Naffziger, Samuel D.
- US Patent Document 5,760,610
High-performance, low-skew clocking scheme for single-phase, high-frequency global VLSI processor
patent, March 1998
- Perez, Paul L.
- US Patent Document 5,726,596
Increasing drive strength and reducing propagation delays through the use of feedback
patent, June 2005
- Hunt, Kenneth Stephen
- US Patent Document 6,909,308
Digital logic devices with extremely skewed trip points and reset circuitry for rapidly propagating signal edges
patent, August 2005
- Porter, John D.; Gans, Dean D.; Weber, Larren G.
- US Patent Document 6,937,066