On-package multiprocessor ground-referenced single-ended interconnect
A system of interconnected chips comprising a multi-chip module (MCM) includes a first processor chip, a second processor chip, and an MCM package configured to include the first processor chip, the second processor chip, and an interconnect circuit. The first processor chip is configured to include a first ground-referenced single-ended signaling (GRS) interface circuit. A first set of electrical traces fabricated within the MCM package and configured to couple the first GRS interface circuit to the interconnect circuit. The second processor chip is configured to include a second GRS interface circuit. A second set of electrical traces fabricated within the MCM package and configured to coupled the second GRS interface circuit to the interconnect circuit.
- Research Organization:
- NVIDIA Corp., Santa Clara, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- B599861
- Assignee:
- NVIDIA Corporation (Santa Clara, CA)
- Patent Number(s):
- 8,854,123
- Application Number:
- 13/946,980
- OSTI ID:
- 1532127
- Resource Relation:
- Patent File Date: 2013-07-19
- Country of Publication:
- United States
- Language:
- English
Semiconductor integrated circuit and system of controlling the same
|
patent | March 2013 |
Power control for information handling system having shared resources
|
patent | November 2013 |
Uniform multi-chip identification and routing system
|
patent | December 2013 |
Similar Records
Ground-referenced single-ended signaling connected graphics processing unit multi-chip module
Ground-referenced single-ended signaling connected graphics processing unit multi-chip module