


Exceptional service in the national interest



Finite Element Model (FEM) of a Crushed Can

Courtesy of Sandia CSRI



Si Photonics for Exascale Computing

Paul Davids, Anthony Lentine, Chris DeRose, Jonathan Cox,
Andrew Pomerene, Andrew Starbuck, Doug Trotter.



Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000. SAND NO. 2011-XXXXP

CMOS interconnect scaling

As CMOS technology node scales

- More smaller transistors and more logic operations
- Capacitance per length is constant
- Resistance per length is increasing
- **Interconnect speed is slowing down!**
- **Interconnect power is increasing!**
- **Interconnect limits scaling of large ICs (e. g. CPUs)**

Need a breakthrough for global on-chip interconnections

SPEED / PERFORMANCE ISSUE *The Technical Problem*





Figure 3 Calculated Gate and Interconnect Delay versus Technology Generation


Calculated gate and interconnect delay versus technology generation illustrating the dominance of interconnect delay over gate delay for aluminum metallization and silicon dioxide dielectrics as feature sizes approach 100 nm. Also shown is the decrease in interconnect delay and improved overall performance expected for copper and low κ dielectric constant insulators.¹

March 28, 2008
DARPA Places \$44M Bet On Optical Interconnects



Trouble in River City

- Overlay SPECint performance data w/ growth in processor transistor count
- Increase in transistors for the past ~9 years has not given commensurate performance benefit
 - 10X increase in gates
 - 10X drop in performance



© Copyright 2012 Hewlett-Packard Development Company, L.P. The information contained herein is

Adapted from Greg Astfalk, Hewlett Packard
Processors and Sockets, What's next?
 Salishan High Speed Computing Conference, April, 2013

- Slide from Rob Leland's presentation at Sandia on 'Beyond Moore's Law'

Lack of scaling in Moore's Law is an interconnect problem

- Gate delay (transistor performance) speeds are scaling
- On-chip RC lines are not scaling
 - Capacitance is nearly constant (fringing)
 - R is increasing as line widths narrow
 - Increased repeaters for long lines
- $\text{Power} = CV^2f$ (C dominated by interconnect)
 - V also not scaling (transistor)
- Off-chip (electrical)
 - Looming divergent capacity compared to on-chip processing capability







Figure 2.2: Inverter Delay as Derived from ITRS.



Why Photonics: ITRS Projected Chip Performance: Bytes/FLOP




- Input / Output interconnect (I/O) rate does not keep up
- Electronics is quite high: 80 Tb/s/IC (30 Gbps) by 2015.
- Will the roadmap hold true?
- What about the power?

ICT Energy usage: Energy Security



- ICT consumes 10% of US Electricity (Wiki)
- ICT contributes 2.0%-2.5% of global greenhouse gas emissions, to 4% by 2020 (www.greentouch.org)
 - generation and distribution of electricity accounts for about $\frac{1}{4}$ of global greenhouse gas emissions.
- Data Centers are 2.5% and growing.
- ‘Other’, ‘Electronics’, and ‘Computers’ which include ICT infrastructure is growing, Heating, Cooling, and Lighting are decreasing (**2009 Buildings Energy Data Book**)




ICT (est.) = normalized to 10% of US electricity usage in 2006
Data estimated from 2009 BE data book

Conclusion: Large Numbers and growing!

Exascale Approach



- Instead of ... Evolutionary architecture approach:
 - Design around limited (network and memory) interconnect bandwidth (<< 1 bit per second/flop)
- Pursue ... Revolutionary approach:
 - Small silicon micro-photonic devices intimately integrated with network and processor ICs
 - Chip-scale 100s Tbps IO
 - <100 femtojoule/bit → <10sW IO
- Identify and solve critical technology gaps
- Identify fundamental/practical limits
- **Co-design: information to/from architecture, modeling, and simulation**




Exascale Computing Example: Local and Global Communications



Memory Connection Requirements (approx.)

- > 10^{18} FLOPS
- > 10^{18} B/s Memory bandwidth
- < 100,000 IC \rightarrow 10 TF/IC \rightarrow 10 TB/s (**80 Tb/s**)
- > **40k (200 x 200) connections @ 2Gb/s \rightarrow 3DI**
- < 2 MegaWatt (20W/IC) consumption
- < 250 fJ/bit per memory access



Network Connection Requirements (approx.)

- > 10^{18} B/s cross section bandwidth
- < 100,000 IC \rightarrow 10 TF/IC \rightarrow 10 TB/IC (CPU)
- > 120 TB/s (960Tb/s) IO BW/IC (Network IC)
(3D-mesh arch., bidirectional, 6 directions)
- > **48,000 Tx @ 10 Gb/s/Tx**
- > **48,000 Rx @ 10 Gb/s/Rx**
- < 5 MegaWatt (50W/IC) consumption
- < **100 fJ/bit/connection total**



Potential Photonics Solution Requirements

- Single Mode (Rx power requirement)
- DWDM (connection BW density)
- High reliability (48 Billion Transmitters)
 - Reverse biased devices
 - Silicon devices
- Heterogeneous Integration – no 50Ω
- Suitable for packaging with fibers, waveguides, sources, detectors, etc.


**Silicon Photonics is
the enabling technology**

Optical Interconnects



- Evolutionary (Modules)
 - GbE and 10GbE Products
 - 100 GbE modules soon w/ VCSELs and Si Photonics
 - TbE modules on the horizon


- Revolutionary (3DI)
 - Higher bandwidth density
 - DWDM is required!!
 - Drastic potential power reduction
 - No $50\ \Omega$ lines, pre-emphasis or equalization
 - Receiver has high transimpedance, few gain stages
 - Shared CDR (less delay variation and jitter)



Silicon Photonics: Enabling a revolution in SWaP, function, and cost.





- Takes advantage of decades of progress in Si VLSI
- Most key optical devices demonstrated
- Next: Integration & Systems






Electronic-Photonics Integration



- Heterogeneous integration
 - Independent optimization of electronics & photonics
 - Need very high yields and small size



Electronic-Photonics Integration




- Heterogeneous integration
 - Independent optimization of electronics & photonics
 - Challenge: Need high yields and small bond size



Technology Gaps

- Integration
 - *Silicon photonics integration with state of the art CMOS with low capacitance and high yield*
 - Cost effective, reliable packaging
- Silicon Photonics
 - *Low energy receivers*
 - *Modulator and optical filter wavelength stability and uniformity*
 - *Fiber coupling and waveguide losses*
 - Efficient Laser source
- Interface Electronics
 - *Efficient clock and data recovery*
 - Data TDM multiplexing (SERDES)
 - Efficient Data encoding and error correction





Focus of the talk

- *Low energy receivers.*
 - *Low capacitance detection.*
 - *Ge on Si integrated detectors.*
- *Modulator and optical filter wavelength stability and uniformity.*
 - *Low energy modulators < 3 fJ/bit.*
 - *Temperature stabilization for WDM systems.*

What is Silicon Photonics?


- Active and Passive Photonics on/in Silicon
- Passive:
 - Waveguides, spectral filters, splitters, polarizers, polarization rotators, gratings, isolators*
- Active:
 - Modulators(EO), switches, detectors (OE, Ge), lasers*
 - Thermal Shift of index
 - Electro-refraction
 - Electro-absorption (SiGe)
- Most applications require intimate integration with CMOS Electronics
 - Heterogeneous integration
 - Flip-chip bonding, Wafer bonding, etc.
 - Monolithic integration





SNL Photonics Fabrication

- Low-energy modulators¹, detectors², low-loss waveguides, SiN edge couplers, travelling wave Mach-Zehnder modulators, grating couplers, advanced CMOS flip-chip / direct CMOS integration

- Suspended Si/SiN resonators
phononic/photonic crystals³, aluminum
nitride resonators
and transducers.



- Compound semiconductor devices and fabrication




¹M.R. Watts, et al. OPEX **19** 21989 (2011)

²C.T. DeRose, et al. OPEX **19** 24897 (2011)


³P.T. Rakich, et al. Nature Comm. **4** 1 (2013)

⁴D.B. Burckel, et al. Advanced Mat. **22** 5053 (2010)



- Near to long-wave IR plasmonics
and metamaterial⁴
based devices.


- MEMS
processing




Silicon Photonics at SNL



Free-carrier Effect (high-speed)



Fast Reconfigurable Interconnects




Resonant Optical Modulator/Filter

Thermally stabilized modulator


Broadband Mach-Zehnder Filter/Switch




Thermal Optic Effect (wide-band)




Tunable Resonant Filter



Thermo-optic Phase Shifter




High-speed Ge Detector in




45GHz, 3nA dark current


Photronics-CMOS Integration



Flip-Chip Bonding



Si Photonics cross-section



Ge in Modern CMOS

Germanium old semiconductor technology.

- Indirect Bandgap at 0.66 eV.
- Direct Bandgap at 0.8 eV (1550 nm) in telecom band.
- Not efficient optical emitter.

Selective epitaxial growth of Ge on Si has enabled advanced strain engineering in modern CMOS.



Fully CMOS Compatible.

High electron and hole mobilities.

Ge optoelectronics: direct bandgap at 1550nm implies good absorption.

Strain engineering in CMOS


Intel 45nm



Sources: (1) ESSDERC 2008, (2) www.intel.com/silicon_research/R&D_pipeline

Optical Properties of Germanium

Tight binding band-structure



Can we determine validity of band-filling and strain models for PL & EL signatures?




J. Jung, T. G . Pederson, JAP,113,114904,(2013)

$$\epsilon(\omega) = \epsilon_{inter}(\omega) + \epsilon_{intra}(\omega)$$

$$\epsilon_{intra}(\omega) = \frac{e^2}{8\pi^3\epsilon_0\hbar^2\omega^2} \sum_n \int \frac{\partial E_{n\mathbf{k}}}{\partial \mathbf{k}} f'(E_{n\mathbf{k}}) d\mathbf{k}$$

$$\epsilon_{inter}(\omega) = 1 + \frac{e^2\hbar^2}{8\pi^3\epsilon_0 m^2} \sum_{n \neq m} \int \frac{f(E_{n\mathbf{k}}) - f(E_{m\mathbf{k}})}{E_{m\mathbf{k},n\mathbf{k}}[E_{m\mathbf{k},n\mathbf{k}}^2 - (\hbar\omega)^2]} M_{m,n}(\mathbf{k}) d\mathbf{k}$$



Indirect Bandgap in Strained Ge



Ge on Si Detector Development


Compact high speed photodiode

Sandia



Ge on Si Avalanche Photodiode

Intel, UCSB, UVa



NATURE PHOTONICS | VOL 3 | JANUARY 2009 | www.nature.com/naturephotronics





5 December 2011 / Vol. 19, No. 25 / OPTICS EXPRESS 24897

- Integrated waveguide Ge on Si photodetector demonstrated best in class performance.
- Ge on Si linear mode separate absorption multiplication avalanche photodiode demonstrated 340 GHz gain bandwidth product.
- Combining new device concepts would enable integrated single photon detection and launch Quantum Si Photonics.



Waveguide Coupled Ge Photodetector



Ultra-low capacitance photodetector $\sim 1\text{fF}$ Fully processed waveguide coupled Ge detector




Low Dark Current Ge Photodetector




3 nA dark current in smallest area
Detector.

Dark current scales as Si/Ge
interface
Area.


45 GHz 3dB Frequency Response



Ge Photodetector Development



Generation rate




Input Generation rate into Device simulator
Synopsis drift-diffusion.

C. T. DeRose, D. C. Trotter, W. A. Zortman, A. Starbuck, M. Fisher, M. R. Watts, and P. S. Davids,
"Ultra compact 45GHz CMOS compatible Ge waveguide photodiode with low dark current,"
Optics Express, vol. 12, no. 25, p. 24897, 2011.

Low Dark Count Detection





- Selective Ge on Si gives low defect count at Si/Ge interface.
- We need to reduce dark current.
- Apply analytic tools to reduce defects at interface.
 - Very low defect density.
- Field engineering, cooling, and vertical designs must reduce dark current levels.

Our Ge device





Integrated Germanium Detectors

- Operation at 10 Gbps
 - equipment limited
- Frequency response ~ 45 GHz
- ~ 0.8 A/W responsivity at 1540 nm
- < 100 nA dark current at 1 V



Receiver Energies (*Simulation*)







Bit Rate = 10.00Gbps, *Energy per bit* = $2.74fJ$

- 45 nm technology node,
- 20k transimpedance, 10 fF Total input capacitance
- -20 dBm (average) signal level (6:1 extinction)



Simple Modulator Driver: Differential Signaling

- No pre-emphasis
- No AC coupling
- No high voltages
- CMOS logic levels



- 10 Gb/s
- Common Mode:
- .25V, .8V, 1.2V
- 3 fJ/bit



W. A. Zortman, A. L. Lentine, D. C. Trotter, and M. R. Watts, ‘Low-voltage differentially-signaled modulators,’ *Opt. Express* **19**, 26017-26026 (2011)

Highly doped-disk modulator (MIT)




E. Timerdogan et. al., Nature Comm. (6) 2014

- Very high doping for maximum charge transfer as a function of voltage
- $C=15 \text{ fF}$, $R=400$ (25GHz); 0.9 fJ/bit







Resonant silicon micro-photonics





- Why resonant silicon photonics?
 - Small size (<4 μ m dia.)
 - Resonant frequency \rightarrow DWDM modulators & mux/demux
- Benefits
 - Low energy
 - High bandwidth density
- Resonant Variations
 - Manufacturing Variations
 - Temperature Variations
 - Optical Power (1s density)
 - Aging?
- Requirements:
 - Resolution: ± 0.25 $^{\circ}$ C (depending)
 - Range: 0 – 85 $^{\circ}$ C (depending)



Effect of temperature on loss budget






Silicon Photonics Modulator with integral micro-heater






Temperature Sensor (Sandia)

- First attempt at resonant wavelength control
- Integral temperature sensors (diode)
- Sensor not independent of background temperature
- More complex device
- Not measuring other wavelength shifting affects
- Simple electronics (PI loop with $P=\text{constant}$)



Modulator Stabilization System



- **Lock to zero:** No calibration or reference level needed for locking
- **Amplitude insensitive:** Locking point not influenced by optical intensity
- **Precision locking:** Resonator is not disturbed
- **Minimum circuit complexity:** Power and area consumption of control electronics is minimized



Resonant locking of a DWDM filter (Sandia)





- Creates anti-symmetric signal – lock at zero (no reference)
- Build an optical interferometer with a ring in one arm
 - Can we eliminate phase adjust?
- Simple electrical circuit (minimum power)



Modulator wavelength stabilization using bit errors (Sandia)



- Direct measurement of the bit errors
- Requires high speed circuitry
- Most compact solution (no low pass filtering)





Summary slide

- Ge on Si detectors are key building block for Si Photonics.
 - Small size of Ge on Si detector results in small capacitance which enables low energy receiver.
 - Strain enhances responsivity of Ge on Si in C-Band (1530-1565) nm.
 - Compact size reduces dark current. Improves signal to noise.
- On-chip detectors are also key components in WDM transmitter schemes.
 - Enable stabilization of filters and modulators across chip.

Thank you for your attention!
And....

Sandia's MESA Facility






- Here today, here tomorrow.
 - Scheduled IC deliveries to NW customer beyond ten years.
- Silicon photonics processes are rooted in manufacturing.
 - High yield, low variance in 'standard' processes.
- Can handle a wide variety of materials processing
 - Can adapt to changing research needs
- Partner with a variety of external institutions
 - Universities, Government, Private Industry


Sandia and MPW



- SPP1 silicon photonics process
 - Developed design manual, pilot MPW in process, delivered 25 chips to 5 university collaborators.
- SUMMIT V 5 layer polysilicon MEMS process
 - Developed design manual, DRC supported multiple MPWs over the last decade
- CMOS7 Rad-hard, mixed-signal CMOS technology
 - 0.35um, 3.3V core, 3.3V I/O



Silicon Photonics Design Manual



6.2.1 Si Cut (GDS layer 1)

This is layer is etched after the definition of the partial ridge etch. Fully etched waveguides, disk resonators, directional couplers, etc. are all defined in this step. The design rules for this layer include the following:

- A. Minimum line width of 100 nm
- B. Minimum space (line to line separation) of 280 nm
- C. Minimum taper point 80 nm. (Note tapers coming to an 80 nm point should be less than 100 nm long)
- D. Minimum overlap with Ridge layer of 500 nm on all sides (Note: either Si overlaps Ridge or Ridge overlaps Si). This rule may be difficult to implement in some cases, e.g. if waveguide transitions for this we recommend use of a library device described in section 6.2.2
- E. Recommended waveguide width of 400 nm with a minimum bend radius of 1.75 μm.
- F. Recommended waveguide width to couple to ring/disk resonators of 320 nm.

The design rules for the Si cut layer are illustrated in Figure 6-1, and SEM images of the effects of rule violation are shown in Figure 6-2.

- Si Cut (gds layer 1)
- Si Ridge (gds layer 2)





Figure 6-1 Illustration of Si cut layer design rules

6.2.12 Si Contact (GDS layer 15)

The Silicon contact layer is used for making ohmic electrical contacts to P+ and N+ doped Si. The contact width is specified to be 500 nm. The contact width is specified in order to guarantee proper filling and CMP of the Ti/TiN lined tungsten contact. For trench type contacts a rectangular shape should be used with a width of 500 nm and a length greater than 500 nm. For point type contacts, circular contacts may be used. The design rules for this layer are specified below.

- A. Contact width of 500 nm
- B. Minimum space of 500 nm
- C. Should be surrounded on all edges by a minimum of 150 nm of Ge cut. Recommended 400 nm minimum.
- D. Should be surrounded on all edges by a minimum of 150 nm of Metal 1
- E. Should be surrounded on all edges by a minimum of 100 nm of P+ or N+ Ge
- F. Length greater than 500 nm
- G. The minimum space from Ge cut is 1 μm

- Si Cut (gds layer 1)
- Si N+ (gds layer 5)
- Si P+ (gds layer 6)
- Ge Cut (gds layer 8)
- Si Contact (gds layer 15)
- Metal 1 (gds layer 16)



9.1 Silicon Waveguide

The silicon waveguide is the most basic element used in optoelectronic device layouts in the SPP1 platform. Since the thickness of the SOI is determined by the starting wafer selection, the silicon waveguide effectively has one parameter, its width.

Although the width of the waveguide is the only critical parameter, it determines the propagation losses, effective index, group index, dispersion, and bend radius of the waveguide. The waveguide propagation losses in the silicon waveguide are dominated by scattering from roughness at the waveguide sidewalls. Currently for our process, the rms value of the sidewall roughness is 1.2 nm with a correlation length of 100 nm and an exponential autocorrelation function. Losses for a single mode 400 nm wide waveguide are between 4 and 5 dB/km for the TE polarization. Increasing the waveguide width results in a reduction in propagation losses but as the guide becomes multimode, coupling between the modes is induced by the line edge roughness. The losses for guides of various widths can be seen in Figure 9-1. Typically bend radii of greater than 6 micron can be used for a 400 nm wide waveguide for the TE polarization.







Figure 9-1 Propagation loss for the TE polarization for silicon waveguides of various widths. Multimode phenomena is observed in the wider waveguides.



4 μm optical modulator


Active switching technology choices

- MEMs, Liquid Crystal (WSS)
 - 1:N (good!) or 2 x 2 (bad)
 - Slow (1 us – 1 ms)
 - Often free-space (grating for WSS) {expensive}
 - Fairly scalable to large sizes?
 - $80 \lambda \times 1 \times 9$
 - Flex bandwidth
 - Products
- Integrated Optics (Silicon Photonics, III-V)
 - 2 x 2 (bad)
 - Slow (1 us) or very fast (<100ps)
 - Scalable (with more maturation)
 - Flex bandwidth
 - Research




M. Watts et. al., Group IV Photonics 2008


2 x 2 silicon photonics switches




MZ – free carrier effect



MZ – thermo-optic



MR – free carrier effect



MR – thermo-optic

2 x 2 silicon photonics switches




- Fast (< 100ps)
- Broadband
- 1pJ/switching event
- No static power
- 1 mm size




MZ – free carrier effect

- Slow (10 us)
- Broadband
- $\sim 15 \text{ mW}/2\pi$
- Static power in one state
- < 10 um size + coupler




MZ – thermo-optic

- Fast (< 100ps)
- Wavelength selective*
- 1fJ/switching event
- No static power
- < 10 um size



Ring – free carrier effect

- Slow (10 us)
- Wavelength selective
- $\sim 4 \text{ uW}/\text{GHz}$ (200uW)
- Static power in one state
- < 10 um size



Ring – thermo-optic