Low-inductance direct current power bus
Patent
·
OSTI ID:1482178
A DC power bus having reduced parasitic inductance and higher tolerable operating temperature is disclosed. In example embodiments, a bus structure overlies a printed circuit board, and an array of capacitors is arranged on a surface of the printed circuit board distal the bus structure. The bus structure comprises an upper metal plate, a lower metal plate, and a dielectric film interposed between the upper and lower metal plates. The capacitors are connected in parallel between conductive planes of the printed circuit board. The upper and lower metal plates of the bus structure are connected to respective conductive planes of the printed circuit board.
- Research Organization:
- Sandia National Laboratories (SNL), Albuquerque, NM, and Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-94AL85000
- Assignee:
- National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM)
- Patent Number(s):
- 10,084,310
- Application Number:
- 15/426,844
- OSTI ID:
- 1482178
- Resource Relation:
- Patent File Date: 2017 Feb 07
- Country of Publication:
- United States
- Language:
- English
Similar Records
High Temperature DC Bus Capacitor Cost Reduction & Performance Improvements
PGP SOLVER. Solver for Power and Ground Plane Parasitic Inductance Mesh
Electronic assembly with a direct current bus connection
Technical Report
·
Thu Aug 10 00:00:00 EDT 2017
·
OSTI ID:1482178
PGP SOLVER. Solver for Power and Ground Plane Parasitic Inductance Mesh
Technical Report
·
Wed Feb 01 00:00:00 EST 1995
·
OSTI ID:1482178
Electronic assembly with a direct current bus connection
Patent
·
Tue Sep 21 00:00:00 EDT 2021
·
OSTI ID:1482178