skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: High voltage power chip module

Patent ·
OSTI ID:1479658

A power die module using a compression connection to a power die in a small package with corona extenders positioned around short efficient path exterior electrical connections. The module is built from a baseplate with connected sidewalls forming an interior compartment holding a power substrate with attached threaded inserts. A printed circuit board bolted to the power substrate with high voltage power die compressively held between the board and the substrate. The compressive hold enhances the electrical connections between the contacts on the top and bottom of the power die and either the power substrate or the printed circuit board. Exterior blade connectors extend upward from the printed circuit board through blade apertures in a lid that covers the interior compartment. The lid includes corona extenders positioned around the blade apertures to allow for high voltage applications while maintaining a small size lightweight package. The sidewall has a perimeter that also includes one or more corona extenders.

Research Organization:
Cree, Inc., Durham, NC (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
SC0008239
Assignee:
Cree, Inc. (Durham, NC)
Patent Number(s):
10,080,301
Application Number:
14/516,700
OSTI ID:
1479658
Resource Relation:
Patent File Date: 2014 Oct 17
Country of Publication:
United States
Language:
English

References (31)

Security system and method for revenue class electricity meter patent December 1999
Energy storage for power flow management and voltage control on an 11kV UK distribution network
  • Wade, N.; Taylor, P.; Lang, P.
  • 20th International Conference and Exhibition on Electricity Distribution (CIRED 2009), IET Conference Publications https://doi.org/10.1049/cp.2009.1007
conference January 2009
Power Semiconductor Module Including Substrates Spaced from Each Other patent-application November 2010
Multiple die interconnect system patent-application July 2005
Power Conditioner Device and Module Substrate Structure Using the Same patent-application September 2011
Modular Battery Pack Apparatus, Systems, and Methods patent-application June 2013
Electric Circuit Apparatus and Method for Producing Electric Circuit Apparatus patent-application July 2015
Power Module and Power Module Manufacturing Method patent-application March 2013
Power module and method of fabricating the same patent March 2010
Power Converter and In-Car Electrical System patent-application September 2011
Double-sided package for power module patent August 2010
Semiconductor power module patent November 1995
Adjustable Plaster Ring with Attached Clip patent-application January 2009
Land grid array assembly using a compressive load patent-application December 2004
Ionizer patent-application May 2008
Solid state lighting circuit and controls patent April 2013
Fuel cell stacks and methods patent-application January 2009
Integrated circuit socket assembly having integral shielding members patent June 2002
Self-Adjusting Striker Assembly patent-application September 2011
Elasto-plastic sockets for Land or Ball Grid Array packages and subsystem assembly patent-application August 2005
Package for high power density devices patent September 2011
Integrated Electronic Device for Controlling Light Emitting Diodes patent-application August 2001
Switch Wear Leveling patent-application July 2013
Surface mount semiconductor package, die-leadframe combination and leadframe therefor and method of mounting leadframes to surfaces of semiconductor die patent October 2001
High Performance Power Module patent-application September 2013
Wafer scale package for high power devices patent February 2013
Power substrate module patent November 1998
Corona control ring having elongated water discharge holes patent January 1998
Multilayer Circuit Board and Motor Drive Circuit Board patent-application January 2011
High Temperature Operation Silicon Carbide Gate Driver patent-application March 2013
Parasitic Inductance Reduction For Multilayered Board Layout Designs With Semiconductor Devices patent-application July 2014

Similar Records

Related Subjects