


SAND2017-



Charon and Xyce Update

Overview at HEART for JPL

Larry Musson & Joe Castro

Outline

➤ Charon

- Staffing
- Governing Equations
- Modeling Capability
- Simulation Capability
 - QASPR
 - Calibration, Validation, UQ
- Capability Progression
- Availability

➤ Xyce

- Staffing
- Modeling Capability & Challenges
- Simulation Flow
- Model Translation
- Availability

Staffing

Personnel

1355

- ▶ Larry Musson
- ▶ Gary Hennigan
- ▶ Suzey Gao
- ▶ Mihai Negoita
- ▶ Andy Huang
- ▶ Joe Castro

1344 & 1356

- ▶ Dolores Black
- ▶ Ian Wilcox

1400

- ▶ Jason Gates
- ▶ Kara Peterson

▶ 1355 – code developers
(except the fellow in red)

▶ 1344 & 1356 – analysts

▶ 1400 – code development
support for next gen

What is Charon?

- Semiconductor *TCAD* code with support for modeling displacement damage due to neutron radiation as well as effects from other sources of radiation (e.g. ionization)
- Finite-volume and finite-element discretizations of governing PDEs
 - Drift-Diffusion
 - Drift-Diffusion + Energy (Lattice Heating)

$$\text{Electric Potential} \left\{ \begin{array}{l} \nabla \cdot (\epsilon \vec{\mathbf{E}}) = q(p - n + C) \\ \vec{\mathbf{E}} = -\nabla V \end{array} \right. \quad \left. \begin{array}{l} \vec{\mathbf{J}}_n = q(n\mu_n \vec{\mathbf{E}} + D_n \nabla n) \\ \vec{\mathbf{J}}_p = q(p\mu_p \vec{\mathbf{E}} - D_p \nabla p) \end{array} \right\} \text{Constitutive Relations}$$

$$\left. \begin{array}{l} \nabla \cdot \vec{\mathbf{J}}_n - qR = q \frac{\partial n}{\partial t} \\ -\nabla \cdot \vec{\mathbf{J}}_p - qR = q \frac{\partial p}{\partial t} \end{array} \right\} \text{Conservation} \quad \left. \nabla \cdot (\kappa \nabla T_L) + H = \rho c \frac{\partial T_L}{\partial T} \right\} \text{Lattice Heating}$$

Environments & Device Modeling Capability

➤ Environments

- Normal
- Dose Rate – reactor environments
- *SEE* – REHEDs FY17 LDRD
- Total Dose – possibly in the future

➤ Devices

- Diodes
- BJT (Si)
- HBT (III-V)
- FETs
- Memristor
- Ultra-Wide Band Gap Diodes (new models)

Ongoing/Future Charon Development

Expanding Physics Capability

● SEE/SEU

- Collaboration with Vanderbilt - Monte Carlo Radiative Energy Deposition (MRED)
- MRED training @Vanderbilt in April
- Supporting a Vanderbilt student

● Si HVD Analysis

● GaN development

- High Voltage Diodes
- HEMTs


● Frequency Domain Modeling (HB)

● Improved coupled electrical & thermal

● Dose Rate model development will begin this FY

Next Generation Development

- In preparation of next gen computational hardware



Single-Event Effects

SEE High Altitude View

- We anticipate a union of tools & activities to satisfy the goals of what we intend in the LDRD

- **Charon**

- Device physics
 - Drift-Diffusion Model
 - Finite Element / Finite Volume
 - Recombination / Charge generation
- *How to inform secondary effects due to parasitic bipolar enhancement

- **Monte-Carlo Radiative Energy Deposition (MRED)**


- Particle physics (Geant 4)
- Nested Sensitive Volumes
 - Provides approximation for device physics at reduced cost
- *How are nested sensitive volumes defined for silicon-on-insulator (SOI) devices

- **Xyce**

- Circuit simulation
 - Charon/ MRED SEE informed netlists
- *Explain current anomalies in existing CMOS7 data

- **Experiments**

- Design of experiments
- *Validation data for research and publication




***Overall integrated, validated workflow from TCAD to IC evaluation**

*Research Aspects

Progression of Charon Capabilities

III-V Work



Silicon Work

Charon Has Been Approved for Open-Source Release!

- Official release of the code will occur later in FY17
 - Need to refine user documentation
 - Have not yet decided on type of open-source license
 - Will not include the cluster damage model
- Internal version of Charon is categorized as an ITAR/Export Control Simulator
 - We have a Government Use Notice (GUN) in place with AWE
 - GUN provides a U.S. government agency or contractor access to software limited to government use



Xyce Staffing

Xyce team 
xyce.sandia.gov

- Jason Verley (PI)
- Eric Keiter (Research Lead)
- Tom Russo
- Heidi Thornquist
- Rich Schiek
- Ting Mei
- Aadithya Karthik
- Sivasankaran Rajamanickam

Trilinos team
trilinos.sandia.gov




Dakota team
dakota.sandia.gov



Xyce™ Parallel Circuit Simulator



- Xyce: Massively Parallel circuit simulator:
 - Distributed Memory Parallel (MPI-based)
 - Unique solver algorithms
 - SPICE “Compatible”
 - Industry standard models (BSIM, PSP, EKV, VBIC, etc)
 - ADMS model compiler
- Analysis types
 - DC, TRAN, AC
 - Harmonic Balance (HB)
 - Multi-time PDE (MPDE)
 - Model order reduction (MOR)
 - Direct and Adjoint sensitivity analysis
- Sandia-specific models
 - Prompt Photocurrent
 - Prompt Neutron
 - Thermal
- Other, non-traditional models
 - Neuron/synapse
 - Reaction network
 - TCAD (PDE-based)
- Xyce Release 6.7 pending
 - Open Source!
 - GPL v3 license



<http://xyce.sandia.gov>

Open Source Releases (starting in 2013):
Versions 6.0, 6.1, 6.2, 6.3, 6.4, 6.5, 6.6
>1000 unique external downloads since 6.0.
Next release (v6.7) ~May 2017




What Xyce Is, and Is Not

- **Xyce is: “True Spice”**

- Large, monolithic, single Jacobian matrix.
- Accurate.
- Known parallel linear solvers don't scale perfectly.




Circuit Matrix spy plot



- **Xyce is not (currently): “Fast Spice”**

- Loosely coupled separate blocks
 - Implicit solver methods within blocks
 - Explicit methods used to couple blocks
- Table models
- Model order reduction
- Exploits circuit hierarchy
- Effective primarily for digital circuits
- less accurate than “true spice”


BTF+Hypergraph



4 processors



“True Spice” Xyce Circuit Simulation Challenges



- Need to efficiently and seamlessly simulate circuits that have a wide range of devices (10 - 10^6) and complexity
 - Advanced preconditioning techniques for iterative solvers
 - Must support direct solvers for smaller circuits
- Internal Customer simulation efforts inspired many of the past and current advancements for circuit simulation



Xyce Simulation Flow

• Parsing

- Convert netlist file syntax to equivalent devices and network/circuit connectivity
- Distribute devices over multiple processors
- Determine global ordering and communication

• Device Evaluation


- Loop through all devices for state evaluation and matrix loading

• Linear Solve

- Sparse linear algebra and solvers used to solve linearized system

• Advanced Analysis Methods

- Sampling: Monte Carlo, LHS (DAKOTA)



Xyce Model Support with ADMS

ADMS = Automatic Device Model Synthesizer

Verilog-A: industry standard format for new models: e.g. VBIC, Mextram, EKV, HiCUM, etc


ADMS translates Verilog-A to Xyce-compliant C/C++ code;

API automatically handles data structures, matrices, tedious details.

```

1 // Series RLC
2 // Version 1a, 1 June 04
3 // Ken Kundert
4 //
5 // Downloaded from The Designer's Guide Community
6 // (www.designers-guide.org).
7 // Taken from "The Designer's Guide to Verilog-AMS"
8 // by Kundert & Zinke. Chapter 3, Listing 14.
9
10 `include "disciplines.vams"
11
12 module series_rlc2 (p, n);
13     parameter real r=1000; // resistan
14     parameter real l=1e-9; // induct
15     parameter real c=1e-6; // capaci
16     inout p, n;
17     electrical p, n, i;
18     branch (p, i) rl, (i, n) cap;
19
20     analog begin
21         V(rl) <+ r*I(rl);
22         V(rl) <+ ddt(l*I(rl));
23         I(cap) <+ ddt(c*V(cap));
24     end
25 endmodule
    
```

activities via Sacado automatic differentiation
and to include Stochastic Expansions via Stokhos.



```

// -- code converted from analog/code block// I(
((V(p,internal1)/R))staticContributions[admsNodeID
((probeVars[admsProbeID_V_p_internal1])/instanceP
deID_internal1] -=
((probeVars[admsProbeID_V_p_internal1])/instanceP
((probeVars[admsProbeID_V_internal1_internal2])*i
internal1,internal2) <+
(CapacitorCharge))dynamicContributions[admsNo
(CapacitorCharge);dynamicContributions[admsNodeID
(CapacitorCharge);InductorCurrent = (probeVars[ad
V(internal2,n) <+
((L*ddt(InductorCurrent)))dynamicContributions[ad
(instancePar_L*(InductorCurrent));
    
```

Run admsXyce


C++ code snippet
(actual Xyce file is 1500 lines)

Verilog-A

Development Status and Plans

```
1 // Series RLC
2 // Version 1a, 1 June 04
3 // Ken Kundert
4 //
5 // Downloaded from The Designer's Guide Community
6 // (www.designers-guide.org).
7 // Taken from "The Designer's Guide to Verilog-AMS"
8 // by Kundert & Zinke. Chapter 3, Listing 14.
9
10 `include "disciplines.vams"
11
12 module series_rlc2 (p, n);
13     parameter real r=1000;           // resistance (Ohms)
14     parameter real l=1e-9;          // inductance (H)
15     parameter real c=1e-6;          // capacitance (F)
16     inout p, n;
17     electrical p, n, i;
18     branch (p, i) rl, (i, n) cap;
19
20     analog begin
21         V(rl) <+ r*I(rl);
22         V(rl) <+ ddt(l*I(rl));
23         I(cap) <+ ddt(c*V(cap));
24     end
25 endmodule
```

Verilog-A



NextGen (ATDM)
Kokkos

Embedded UQ
Stokhos


$$f(\theta) = \sum_{k=0}^{\infty} F_{pk} \Phi_k(\epsilon)$$

Dynamic Linking
*.so files

Param Sensitivities
Sacado

$$\frac{df(\vec{x})}{dp}, \frac{dq(\vec{x})}{dp}$$

DAE support
Sacado (Jacobian)

$$\frac{d}{dt} \vec{q}(\vec{x}(t)) + \vec{f}(\vec{x}(t), \vec{u}(t)) = \vec{0}$$


Xyce Accessibility



Open Source

- First open source release, v6.0 (2013)
- GPL license v3.0
- Source and binary downloads available
- Foster external collaboration
- Feedback from wider community
- Taxpayer funded; encouraged to open src.

OUO Version

- Xyce has been licensed to gov. labs
- Requires Government-Use (GUN) License.
- This version of Xyce includes rad models

Training

- Training classes available on case-by-case basis.
- Training videos online at the website.



About Xyce

Xyce is an open source, SPICE-compatible, high-performance analog circuit simulator, capable of solving extremely large circuit problems by supporting large-scale parallel computing platforms. It also supports serial execution on all common desktop platform small-scale parallel runs on Unix-like systems. In addition to analog electronic simulation, Xyce has also been used to investigate more general network systems, such as neural networks and power grids. [Read more about Xyce.](#)

xyce.sandia.gov

