Low temperature spalling of silicon: A crack propagation study
Spalling is a promising kerfless method for cutting thin silicon wafers while doubling the yield of a silicon ingot. The main obstacle in this technology is the high total thickness variation of the spalled wafers, often as high as 100% of the wafer thickness. It has been suggested before that a strong correlation exists between low crack velocities and a smooth surface, but this correlation has never been shown during a spalling process in silicon. The reason lies in the challenge associated to measuring such velocities. In this contribution, we present a new approach to assess, in real time, the crack velocity as it propagates during a low temperature spalling process. Understanding the relationship between crack velocity and surface roughness during spalling can pave the way to attain full control on the surface quality of the spalled wafer.
- Research Organization:
- Arizona State Univ., Tempe, AZ (United States)
- Sponsoring Organization:
- USDOE Office of Energy Efficiency and Renewable Energy (EERE), Office of Technology Development (EE-20)
- DOE Contract Number:
- EE0007367
- OSTI ID:
- 1418650
- Report Number(s):
- DOE-ASU-7367
- Resource Relation:
- Related Information: N/A None available yet
- Country of Publication:
- United States
- Language:
- English
Similar Records
Thin silicon foils produced by epoxy-induced spalling of silicon for high efficiency solar cells
Low temperature Spalling of Silicon: A crack Propagation Study