skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Accessing memory

Abstract

A disclosed example method involves performing simultaneous data accesses on at least first and second independently selectable logical sub-ranks to access first data via a wide internal data bus in a memory device. The memory device includes a translation buffer chip, memory chips in independently selectable logical sub-ranks, a narrow external data bus to connect the translation buffer chip to a memory controller, and the wide internal data bus between the translation buffer chip and the memory chips. A data access is performed on only the first independently selectable logical sub-rank to access second data via the wide internal data bus. The example method also involves locating a first portion of the first data, a second portion of the first data, and the second data on the narrow external data bus during separate data transfers.

Inventors:
; ; ;
Publication Date:
Research Org.:
Hewlett Packard Enterprise Development LP, Houston, TX (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1399096
Patent Number(s):
9,773,531
Application Number:
14/405,904
Assignee:
Hewlett Packard Enterprise Development LP
DOE Contract Number:  
SC0005026
Resource Type:
Patent
Resource Relation:
Patent File Date: 2012 Jun 08
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Yoon, Doe Hyun, Muralimanohar, Naveen, Chang, Jichuan, and Ranganthan, Parthasarathy. Accessing memory. United States: N. p., 2017. Web.
Yoon, Doe Hyun, Muralimanohar, Naveen, Chang, Jichuan, & Ranganthan, Parthasarathy. Accessing memory. United States.
Yoon, Doe Hyun, Muralimanohar, Naveen, Chang, Jichuan, and Ranganthan, Parthasarathy. 2017. "Accessing memory". United States. https://www.osti.gov/servlets/purl/1399096.
@article{osti_1399096,
title = {Accessing memory},
author = {Yoon, Doe Hyun and Muralimanohar, Naveen and Chang, Jichuan and Ranganthan, Parthasarathy},
abstractNote = {A disclosed example method involves performing simultaneous data accesses on at least first and second independently selectable logical sub-ranks to access first data via a wide internal data bus in a memory device. The memory device includes a translation buffer chip, memory chips in independently selectable logical sub-ranks, a narrow external data bus to connect the translation buffer chip to a memory controller, and the wide internal data bus between the translation buffer chip and the memory chips. A data access is performed on only the first independently selectable logical sub-rank to access second data via the wide internal data bus. The example method also involves locating a first portion of the first data, a second portion of the first data, and the second data on the narrow external data bus during separate data transfers.},
doi = {},
url = {https://www.osti.gov/biblio/1399096}, journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Sep 26 00:00:00 EDT 2017},
month = {Tue Sep 26 00:00:00 EDT 2017}
}

Works referenced in this record:

Configuration memory structure
patent, March 2007


Instruction grouping history on fetch-side dispatch group formation
patent, September 2007


Configurable memory system with interface circuit
patent, December 2012


Synchronisation between pipelines in a data processing apparatus
patent-application, March 2004


Intelligent caching of working directories in auxiliary storage
patent-application, June 2005


Method and related apparatus for accessing memory
patent-application, December 2005


Identifying and accessing individual memory devices in a memory channel
patent-application, January 2007


Transceiver system and method of using same
patent-application, January 2008


Systems and methods for improving serviceability of a memory system
patent-application, July 2008


Rank sparing system and method
patent-application, January 2009


Techniques for Dynamic Volume Allocation in a Storage System
patent-application, April 2009


High performance disk array rebuild
patent-application, September 2009


Mechanism for providing virtual machines for use by multiple users
patent-application, November 2009


Data error correction device and methods thereof
patent-application, February 2010


Memory system with sectional data lines
patent-application, February 2010


Preventing write corruption in a raid array
patent-application, February 2010


Data backup system and method for virtual infrastructure
patent-application, May 2010


Computer system, and backup method and program for computer system
patent-application, August 2011


Updating class assignments for data sets during a recall operation
patent-application, December 2011


Methods and systems for migrating data between storage tiers
patent-application, August 2012


Region based cache replacement policy utilizing usage information
patent-application, January 2013


Methods and structure for task management in storage controllers of a clustered storage system
patent-application, March 2013


Dynamic partitioning for heterogeneous cores
patent-application, March 2013


Computer system and storage management method
patent-application, May 2013


Resource Health Based Scheduling of Workload Tasks
patent-application, June 2013


Maximizing Use of Storage in a Data Replication Environment
patent-application, December 2013


Compact socket connection to cross-point array
patent-application, January 2014


VL-CDRAM: variable line sized cached DRAMs
conference, October 2003

  • Hegde, Ananth; Vijaykrishnan, N.; Kandemir, Mahmut
  • CODES+ISSS '03 Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, p. 132-137
  • https://doi.org/10.1145/944645.944683