Total Ionizing Dose Effects on Strained Ge pMOS FinFETs on Bulk Si
- Vanderbilt Univ., Nashville, TN (United States). Dept. of Electrical Engineering and Computer Science
- Vanderbilt Univ., Nashville, TN (United States). Dept. of Physics and Astronomy
- Interuniversity Microelectronics Centre (IMEC), Leuven (Belgium)
- Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States). Materials Science and Technology Division
We have characterized the total ionizing dose response of strained Ge pMOS FinFETs built on bulk Si using a fin replacement process. Devices irradiated to 1.0 Mrad (SiO 2 ) show minimal transconductance degradation (less than 5%), very small V th shifts (less than 40 mV in magnitude) and very little ON/OFF current ratio degradation (<;5%), and only modest variation in radiation response with transistor geometry (typically less than normal part-to-part variation). Both before and after irradiation, the performance of these strained Ge pMOS FinFETs is far superior to that of past generations of planar Ge pMOS devices. These improved properties result from significant improvements in processing technology, as well as the enhanced gate control provided by the strained Ge FinFET technology.
- Research Organization:
- Oak Ridge National Lab. (ORNL), Oak Ridge, TN (United States); Vanderbilt Univ., Nashville, TN (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC), Basic Energy Sciences (BES); Air Force Research Laboratory (AFRL); US Air Force Office of Scientific Research (AFOSR); Defense Threat Reduction Agency (DTRA)
- Contributing Organization:
- Interuniversity Microelectronics Centre (IMEC), Leuven (Belgium)
- Grant/Contract Number:
- AC05-00OR22725; FG02-09ER46554
- OSTI ID:
- 1347337
- Alternate ID(s):
- OSTI ID: 1597805
- Journal Information:
- IEEE Transactions on Nuclear Science, Vol. 64, Issue 1; ISSN 0018-9499
- Publisher:
- IEEECopyright Statement
- Country of Publication:
- United States
- Language:
- English
Web of Science
A novel body-on-insulator (BOI) FinFET with excellent TID tolerance and scaling capability
|
journal | September 2019 |
Similar Records
Advanced CMOS Reliability Update: Sub 20nm FinFET Assessment
The dependency of different stress-level SiN capping films and the optimization of D-SMT process for the device performance booster in Ge n-FinFETs