

Seebeck Enhancement via Quantum Confinement in MOSFET's: Towards Monolithic On-Chip Cooling

Key Team Members:

PI:

➤ Ihab El-Kady

Design & Experimental Measurements:

- Charles Reinke (Probe Station)
- Brian Swartzentruber (Cryostat)
- Aaron Katzenmeyer (Post Doc.)


Transport Theory:

➤ Erik Nielsen


Fabrication:

➤ Tom Hill (STD. MOSFET-Fab)

TE Peltier Effect:



Generator:
Heat gradient \rightarrow current flow



Cooler:
Apply DC voltage \rightarrow heat moves from cold-side to hot-side

Performance: Quantified by the dimensionless quantity ZT


- **Figure of merit** : $Z = S^2 \sigma / \kappa$
- **S**: Seebeck coefficient ($\Delta V / \Delta T$)
- **σ** : Electrical conductivity
- **κ** : Thermal conductivity ($= \kappa_e + \kappa_{ph}$)

Objective:

Increasing S via Quantum Confinement


- According to the Mott^{1,2} and Wood³ \Rightarrow Thermodynamically $S \propto$ Entropy per carrier
- Hicks and Dresselhaus^{4,5} \Rightarrow Reduced dimensionality \Rightarrow Increase the Entropy share of each carrier

3D System



$$\epsilon(k_x, k_y, k_z) = \frac{\hbar^2 k_x^2}{2m_x} + \frac{\hbar^2 k_y^2}{2m_y} + \boxed{\frac{\hbar^2 k_z^2}{2m_z}}$$

2D System ($a \leq \lambda_e$)



$$\epsilon(k_x, k_y, k_z) = \frac{\hbar^2 k_x^2}{2m_x} + \frac{\hbar^2 k_y^2}{2m_y} + \boxed{\frac{n^2 \hbar^2 \pi^2}{2m_z a^2}}$$

- Following the derivation of the thermoelectric transport coefficients^{4,5}:

$$S_{3D} = -\frac{k_B}{e} \left(\frac{5F_{3/2}(\mu)}{3F_{1/2}(\mu)} - \frac{\mu}{k_B T} \right)$$

Electronic contribution to S

Electrochem. contribution to S

$$S_{2D} = -\frac{k_B}{e} \left(\frac{2F_1(\mu)}{F_0(\mu)} - \frac{\mu}{k_B T} + \frac{n^2 \hbar^2 \pi^2}{2m_z a^2 k_B T} \right)$$

Effect of quantized dimension

Reduced order by $\frac{1}{2}$ due to quantized missing dimension

Thermodynamics:

$$dU = TdS - PdV + \sum_i \mu_i dN_i$$

$$TdS = dU - \sum_i \mu_i dN_i$$

$$S \leftrightarrow \text{Entropy / carrier}$$

- $F_i(\mu)$: Is the Fermi-Dirac Distribution function
- μ : is the Chemical potential

Challenges to the Quantum Confinement Approach

Creation of a 2D quantum system:


1. Traditionally done by ALD → “nm” layer thicknesses → Superlattices
 - Difficult to integrate
 - Hard to scale-up
 - We will create a 2D electronic QW at the top layer of a 3D slab by using an electric field

Eliminating the substrate effects:

2. Because we will now have a “substrate”
 - Substrate will compete with our QW for transport!
 - Rather than eliminate the substrate → we will isolate it electrically to reduce its influence

Practicality Challenge:

3. How much energy can we move through the QW as oppose to the substrate?
 - Force enough of the energy to move through the QW
 - Calculate performance metrics
 - Evaluate potential integration schemes



$$\sigma_{eff} = \frac{A_1 \cdot \sigma_1 + A_2 \cdot \sigma_2}{A_1 + A_2},$$

$$\kappa_{eff} = \frac{A_1 \cdot \kappa_1 + A_2 \cdot \kappa_2}{A_1 + A_2}$$

&

$$S_{eff} = \frac{(A_1 \cdot \sigma_1)S_1 + (A_2 \cdot \sigma_2)S_2}{(A_1 \cdot \sigma_1) + (A_2 \cdot \sigma_2)}$$


To minimize/eliminate the substrate influence we need:

- $\sigma_1 \geq (A_2/A_1)\sigma_2$ or
- $\sigma_2 \rightarrow \text{zero!}$ or
- Isolate substrate electrically

5

Eliminating the substrate effect via **MOSFET** structure

Delaminating the Electrical and Thermal paths



$$S_{eff} \approx S_{2DEG}, \quad \sigma_{eff} \approx \sigma_{2DEG} \quad \& \quad \kappa_{eff} \approx \kappa_{Body}$$

Our Approach:


Electronic as opposed to Physical Confinement

Creation of a 2D quantum system:


1. Traditionally a physically thin layer: (e.g. "nm" Superlattices, Graphene, ...etc.)
 - Difficult to handle, integrate and scale-up
 - We will create a 2D electronic QW at the top layer of a 3D slab by using an electric field

Minimizing the substrate effects:

2. Because we will now have a "substrate"
 - Substrate will compete with our QW for transport!
 - Rather than eliminate the substrate → we will isolate it electrically to reduce its influence



The only possible electric path is through 2DEG
Body electrically isolated






Dominant thermal path will be through the body

$$S_{eff} \approx S_{2DEG}, \quad \sigma_{eff} \approx \sigma_{2DEG} \quad \& \quad \kappa_{eff} \approx \kappa_{Body}$$


Quantum Confinement Effects-Theoretical Predictions

Quantum versus Classical TE Behavior

Predicted Behavior



Classical Behavior




- Recall that $V_g \propto N$ (carrier concentration)
- Given:
 - Enhancement in channel conductivity compared to body
 - Size of channel
→ Carrier concentration in the FET channel $\gg 10^{21} \text{ cm}^{-3}$!
- Expected behavior is non-classical!

Experimental Measurements




P-MOSFET MPW111102E-W01

To avoid any systematic errors:

- Normalize electric measurements (σ & S)
- **Intrinsic properties** independent of size
- **p-FET** to **p-diffusion**
 - Doping determines threshold voltage (channel formation)
 - Channel characteristics are determined by carrier type and mobility
- Normalize thermal conductivity κ
- **p-FET** to **n-diffusion**
 - Thermal conductivity is dominated by body




Electric Measurements:



Theory Versus Experiment

How Does the theory Compare with the Experiment?

n-FET








Caveat:

- Qualitative agreement only at this point
- Don't have exact doping numbers
- Values scaled until match was found

ZT & Power Factor

Experimentally Predicted

IR-Thermography



Quantitative Measurements:

- 250nm SOI Si-CMOS7
- $S_{QC} = 400 \mu V/K$
- $\kappa = 40 W/mK$
- $\sigma = 5.74e4 S/m$
- $ZT_{room} = 0.08 \leftrightarrow ZT_{Si-max} \sim 0.008!$
- No wafer thinning yet!

Potential Designs

Possible Temp Control and Cooling Demos


Ongoing Demo Circuits for T ($\Delta T=0$) Control:

- Resistor Element
- Single Diode
- Band Pass filter (RC circuit)
- Bandgap Reference circuit
- Balanced Differential Amplifier circuit




Potential Applications:

- Precise T control of islands for memristor applications, e.g. Vanadium Oxide
- Uniform T or constant ΔT across a ROIC
- Chip Cooling
- Energy Generation and Scavenging

Max ΔT Layout



Heat Pump ($\Delta T=0$) Layout





Summary & Conclusions

- Measured data confirms QC effects
- **Non classical** TE behavior observed for first time!
- Observed **order of magnitude enhancement** in Power Factor
- Observed \sim **order of magnitude enhancement** in ZT
- The realization of a new class of TE devices in CMOS compatible platforms including for the **first time** Si-based TE devices enabling monolithic integration of TE coolers and scavengers.
- **First direct demonstration** of deterministic engineering and optimization of the Seebeck coefficient in a semiconductor material.