

Exceptional service in the national interest



NNSA Advanced Architecture Test Beds

James H. Laros III, Gwen Voskuilen,
James Ang, Simon Hammond



Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000. SAND NO. 2011-XXXXP

Advanced Architecture Test Beds

- *Be a scout for future computing architectures*
 - **FOR OUR NNSA APPLICATIONS**
- Test beds act as a conduit for innovation and co-design
 - With: Labs (ASC and ASCO), Universities, etc.
- Testing early hardware designs in both ATS and CTS programs
 - **And now ATDM!**
 - Early MIC/Phi and (soon well) -> ATS-1
 - Early Power and Energy
- Exploratory R&D
 - Alternative Programming Models
 - Architecture Aware Algorithms
 - Advanced Memory sub-system development, and use
 - Energy Efficient Hardware, Runtime, Systems Software
 - **Ultimately Preparing and Steering our Applications**



Advanced Architecture Test Beds

- EDUCATION FOCUSED
 - Reduce impact on mission later in a rapidly changing technology environment.
 - Significant **PRODUCTION** code rewrite/modification not required
 - Ensure that when you do the “change” it is the right one for code longevity, portability, efforts, performance *etc.*
 - Go through the pain up front so the transition for full codes is easier
- Eliminate or reduce missteps

Mini-Apps



Production Codes




Advanced Architecture Test Beds


A Co-Design Tool

- Philosophy
 - Hardware and Software interaction (as proved to be) to be highly dynamic
 - INTENTIONALLY closer to reality than production
 - Systems are NOT for capability/capacity cycles
 - Priority is to explore a wide and diverse set of emerging architectural alternatives @ early stages
- First Rule of Test Bed
 - NEVER say no
 - At least to any reasonable request ☺

***Numerous custom hardware changes
Even more custom software configurations***



Intel MIC/Phi/X86



AMD x86/APU/ARM

ARM?
ARM/APU?
Path

HSA
BIG APU
Path

Interlagos + Kepler K20X



Curie (XK7) V2

Interlagos + Fermi 2090x



Curie (XK6)

Llano + PowerInsight



Teller

Trinity + PowerInsight



Teller V2

Kaveri+
PowerInsight V2



Cooper

Sept 2011

Present

NVIDIA
IBM/NVIDIA



ARM (Early Days)

ene
ARM
Hammer


See AMD Slide

Sept 2011

→ Present 8

The Test Bed Community 8/4/2016

- Unique users – was 195 on Feb 24, 2014
- Systems by Type with user count
 - AMD Integrated GPUs
 - Teller 142
 - Cooper 24
 - ARM
 - Hammer 31
 - IBM Power + NVIDIA
 - Ride 10
 - White 77
 - Intel X86 + MIC
 - Morgan 84
 - Compton 192
 - Trinity + Power Research
 - Shepard 91
 - Volta 144
 - X86 + NVIDIA
 - Curie 172
 - Shannon 173





67 - Vendor, University and other users

HMC and Micron Test Beds

- HMC/stacked memory is a huge opportunity for bandwidth-limited applications
 - Massive bandwidth – 100GB/s
 - 10x performance improvement over DDR3 for GUPS (random access)
- Many questions
 - What data should be stored in HMC vs. conventional DDR?
 - How should data be laid out?
 - How should applications make use of special instructions like atomics, bit-writes, etc.
- Test Beds used to characterize HMC
 - Characterize HMC performance as it varies with configuration, contention, memory access pattern, etc.


Micron-Pico Test Bed

- 4 FPGAs + 1 2GB 4-link HMC
 - On-board DDR
 - Experiments
 - Address patterns (random, row-major, spmv, etc.)
 - Traces from mini-apps
 - Results from Random and linear access patterns
 - Other experiments will hold while boards are at Micron for upgrades & retests
 - Had some issues with socket reliability
- Testing has revealed some controller bugs that Micron is working on




Micron-Convey Test Bed

- Recent arrival, no results yet
- Two architectures
 - “multi”: 4 FPGAs + 4 2-HMCs
 - FPGAs also interconnect
 - “mini”: 1 FPGA + 1 2-HMC
- Powerful, shared-memory co-processor model enables tight interaction between host & board
 - Ability to define custom instructions which run on board
 - Host applications can call these instructions
 - Also, CAPI-enabled – future avenue for research



Initial studies on Pico Test Bed

- Running GUPS (random accesses, random request sizes)
- Study: Impact of contention on achievable bandwidth
 - Increase contention by forcing links to access smaller and smaller areas within the HMC




Access patterns

- Own quad: links access their local quad
- Own vault: links access one vault in their local quad
- Same quad: links access a single quad
- Same vault: links access a single vault
- Same bank: links access a single bank

- Study: Impact of request size on achievable bandwidth
 - Request size: 16B-128B (traditional DDR requests are 64B)
 - Compare read-only to read-write accesses

Impact of contention on bandwidth


**Reported bandwidths are for all links*



- Significant degradation in bandwidth with increasing contention
 - Implication: Layout memory to spread accesses across vaults

Read-write bandwidth vs. request size


* Reported bandwidths are for a single link



- Measured trend tracks *ideal* for requests smaller than 64B
- Controller bugs cause decreased throughput for larger requests
- Micron is working on some solutions for these

Read-only bandwidth vs. request size

** Reported bandwidths are for a single link*



- Read data bandwidth very closely tracks ideal to 64B requests
- Implication: Read/write ratio will be important to achievable bandwidth

Questions?





**Sandia
National
Laboratories**

Exceptional service in the national interest




Backup


Example Analysis using Test Beds



Intel KNC MPI/OpenMP Tradeoff Study




HP/APM X-Gen Speedup



Sandia/Penguin Collaboration



small example of co-design



Commodity

Custom PCB


PowerInsight




The Test Bed Community 2/24/2014

- 100 unique users – was on Feb 8, 2013
- Users by system:
 - Compton 123
 - Curie 112
 - Shannon 101
 - Teller 120
 - Volta 45

Institutions by Type




Users




The Test Bed Community 2/8/2013

Test Bed Users by Site




User Activities by System




Justification submissions:

- Writing codes for large scale PDE constrained optimization problems
- Evaluating programming model support for Intel MIC
- Resilience testing for exascale systems
- Supporting Trinity Benchmarks and acceptance tests
- Experiment with AWE applications
- Performing initial assessments of using accelerators with CTH.
- Experiments with KNC to see if it will work with our RDMA work.

Users Institution by Type



Test Bed Users by Site



Version 1.0 Delivered August 26th 2014

- Community needed a portable API for **measuring** and **controlling** power and energy
- Sandia developed PowerAPI specification to fill this gap
- Provides portable power **measurement** and **control** interfaces
- Covers full spectrum of power facility to component
- First production implementation will be at Trinity (ATS1)
- Continued (increasing) community involvement and influence

SANDIA REPORT

SAND2014-17061
Unlimited Release
Printed August 2014

High Performance Computing - Power Application Programming Interface Specification Version 1.0

James H. Laros III, David DeBonis, Ryan Grant, Suzanne M. Kelly,
Michael Levenhagen, Stephen Olivier, Kevin Pedretti

Prepared by
Sandia National Laboratories
Albuquerque, New Mexico 87185 and Livermore, California 94550

Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000.

Approved for public release; further dissemination unlimited.



Sandia National Laboratories