System for processing an encrypted instruction stream in hardware
Abstract
A system and method of processing an encrypted instruction stream in hardware is disclosed. Main memory stores the encrypted instruction stream and unencrypted data. A central processing unit (CPU) is operatively coupled to the main memory. A decryptor is operatively coupled to the main memory and located within the CPU. The decryptor decrypts the encrypted instruction stream upon receipt of an instruction fetch signal from a CPU core. Unencrypted data is passed through to the CPU core without decryption upon receipt of a data fetch signal.
- Inventors:
- Publication Date:
- Research Org.:
- Pacific Northwest National Laboratory (PNNL), Richland, WA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1246889
- Patent Number(s):
- 9,311,493
- Application Number:
- 13/954,487
- Assignee:
- BATTELLE MEMORIAL INSTITUTE (Richland, WA)
- DOE Contract Number:
- AC05-76RL01830
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2013 Jul 30
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING; 99 GENERAL AND MISCELLANEOUS
Citation Formats
Griswold, Richard L., Nickless, William K., and Conrad, Ryan C. System for processing an encrypted instruction stream in hardware. United States: N. p., 2016.
Web.
Griswold, Richard L., Nickless, William K., & Conrad, Ryan C. System for processing an encrypted instruction stream in hardware. United States.
Griswold, Richard L., Nickless, William K., and Conrad, Ryan C. 2016.
"System for processing an encrypted instruction stream in hardware". United States. https://www.osti.gov/servlets/purl/1246889.
@article{osti_1246889,
title = {System for processing an encrypted instruction stream in hardware},
author = {Griswold, Richard L. and Nickless, William K. and Conrad, Ryan C.},
abstractNote = {A system and method of processing an encrypted instruction stream in hardware is disclosed. Main memory stores the encrypted instruction stream and unencrypted data. A central processing unit (CPU) is operatively coupled to the main memory. A decryptor is operatively coupled to the main memory and located within the CPU. The decryptor decrypts the encrypted instruction stream upon receipt of an instruction fetch signal from a CPU core. Unencrypted data is passed through to the CPU core without decryption upon receipt of a data fetch signal.},
doi = {},
url = {https://www.osti.gov/biblio/1246889},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Apr 12 00:00:00 EDT 2016},
month = {Tue Apr 12 00:00:00 EDT 2016}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Countering code-injection attacks with instruction-set randomization
conference, January 2003
- Kc, Gaurav S.; Keromytis, Angelos D.; Prevelakis, Vassilis
- CCS '03 Proceedings of the 10th ACM conference on Computer and communications security, p. 272-280
A Fully Homomorphic Crypto-Processor Design
book, January 2013
- Breuer, Peter T.; Bowen, Jonathan P.
- Lecture Notes in Computer Science
Crypto microprocessor that executes enciphered programs
patent, August 1984
- Best, Robert M.
- US Patent Document 4,465,901
RISC computer with unaligned reference handling and method for the same
patent, March 1989
- Hansen, Craig; Riordan, Thomas J.
- US Patent Document 4,814,976
In-line decryption for protecting embedded software
patent, February 2002
- Bianco, Mark E.
- US Patent Document 6,345,359
Preventing stack buffer overflow attacks
patent, August 2006
- Narayanan, Ram Gopal Lakshmi
- US Patent Document 7,086,088
Microprocessor that facilitates task switching between multiple encrypted programs having different associated decryption key values
patent, May 2014
- Henry, G. Glenn; Parks, Terry; Bean, Brent
- US Patent Document 8,719,589