skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Increasing security in inter-chip communication

Abstract

An apparatus for increasing security in inter-chip communication includes a sending control module, a communication bus, and a receiving control module. The communication bus is coupled between the sending control module and the receiving control module. The sending control module operates to send data on the communication bus, disable the communication bus when threats are detected, or both.

Inventors:
; ; ;
Publication Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1162101
Patent Number(s):
8,874,926
Application Number:
13/782,808
Assignee:
Sandia Corporation (Albuquerque, NM)
DOE Contract Number:  
AC04-94AL85000
Resource Type:
Patent
Resource Relation:
Patent File Date: 2013 Mar 01
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Edwards, Nathan J, Hamlet, Jason, Bauer, Todd, and Helinski, Ryan. Increasing security in inter-chip communication. United States: N. p., 2014. Web.
Edwards, Nathan J, Hamlet, Jason, Bauer, Todd, & Helinski, Ryan. Increasing security in inter-chip communication. United States.
Edwards, Nathan J, Hamlet, Jason, Bauer, Todd, and Helinski, Ryan. 2014. "Increasing security in inter-chip communication". United States. https://www.osti.gov/servlets/purl/1162101.
@article{osti_1162101,
title = {Increasing security in inter-chip communication},
author = {Edwards, Nathan J and Hamlet, Jason and Bauer, Todd and Helinski, Ryan},
abstractNote = {An apparatus for increasing security in inter-chip communication includes a sending control module, a communication bus, and a receiving control module. The communication bus is coupled between the sending control module and the receiving control module. The sending control module operates to send data on the communication bus, disable the communication bus when threats are detected, or both.},
doi = {},
url = {https://www.osti.gov/biblio/1162101}, journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Oct 28 00:00:00 EDT 2014},
month = {Tue Oct 28 00:00:00 EDT 2014}
}

Works referenced in this record:

Signal output system
patent, November 2002


Automatic testing of microprocessor bus integrity
patent, July 2006


IC intrusion detection
patent, June 2009


Ic Intrusion Detection
patent-application, October 2008


Works referencing / citing this record:

Methods and apparatus to protect memory regions during low-power states
patent, January 2017


Spoofing detection
patent, December 2016