

NAND-Flash Storage

for High-Performance Computing

Craig Ulmer

cdulmer@sandia.gov



September 25, 2007

Craig Ulmer

Maya Gokhale

Greg Diamos


Michael Rewak

SNL/CA,

LLNL

Georgia Institute of Technology

University of Florida



Overview


- Storage-Intensive Super Computing (SISC) project at LLNL
 - Investigate architectures for data-driven applications
 - Exploit new storage and computing technologies
- Near-Term: NAND Flash Memory
 - Consumer demand has made solid-state storage feasible
 - Vendors beginning to produce flash drives with mixed results
- Research questions
 - What are the operational characteristics of flash?
 - How can scientific users take advantage?





Outline

- Background: Storage performance
- NAND-Flash Fundamentals
- Early experiences with commercial hardware
- Concluding remarks



Background: Storage Performance



Computing Improvements 1987-2007

- Significant gains in computing over the last 20 years
- Storage performance lags
 - Reasons: mechanical, capacity-oriented, end of data hierarchy
 - Bad news: numbers are for best case (sequential)
- How much does this affect scientific computing?

Year	CPU	MFLOPS	Memory	I/O Bus	Network	Storage		
						Capacity	Bandwidth	Access
1987	386/387	0.1	1 MB	5 MB/s	10 Mb/s	50 MB	5 MB/s	10 ms
2007	Dual Quad-Core	20,000	4 GB+	8 GB/s	10 Gb/s	1 TB	110 MB/s	3 ms

$\text{> } 1,000x$ $\text{< } 25x$





Opportunities for Faster Storage Technologies

- **Checkpointing**
 - Reliability is a serious problem in petascale systems
 - Disk arrays have trouble keeping up with network
- **Informatics**
 - Simulations produce massive datasets
 - Data discovery algorithms to find regions of interest
 - Examples: Post processing, Intelligence Community
- **In-Situ Science**
 - Sensors capture large amounts of data, but network is slow
 - Embed mass storage at node, analyze data at source
 - Examples: Wireless Sensor Networks, Satellite architectures


NAND-Flash

- NAND-Flash as non-volatile storage
 - Capacities and performance between DRAM and hard disk
 - Market driven by consumer demand
 - Capacity doubling every year
 - Access time: *microseconds* instead of milliseconds
- Multiple NAND-Flash vendors
 - Samsung (45%), Toshiba, Hynix, Micron, Intel
 - >\$3B in sales last quarter
- Commercial flash solid state drives
 - 32-128 GB Flash SATA drives
 - Read/Write: 100/80 MB/s
 - Access Time: 0.1 ms (>30x improvement)
 - \$50/GB






NAND-Flash Fundamentals




NAND-Flash Overview


- Flash memory invented in 1984 by Toshiba
 - Based on floating-gate transistors
 - Erase stores charge in floating-gate ‘1’
 - Write of ‘0’ clears charge, ‘1’ no change
 - To write a different value, must erase cell
 - Cell can be reprogrammed 100,000 times
- Two gate layout strategies for flash
 - NOR: Slow erase/program, but random access
 - NAND: Fast, higher capacity, but page based
- Majority of flash is NAND based
 - 32-Gbit parts available
 - Transition from single-level cells (SLC) to multi (MLC)
- Example: Micron’s 16-Gbit Part (MT29F16G)



NOR Flash




NAND Flash



Storage Hierarchy



Level	Contains	Total
Page	2,048+64 Bytes	2KB
Block	64 Pages	128 KB
Die	4,096 Blocks	512 MB
Chip	4 Dice	2 GB
Stack	2-3 Chips	4-6 GB

Micron's 16-Gbit Part (MT29F16G)



Basic Interface to a Single Chip

- Small number of pins (15)
- Page-level access
 - Die holds active page in data register
 - Random seeks possible in page
- Example: Page Read
 - Issue page fetch
 - Wait for data access (25 μ s)
 - Sequentially stream page out (51 μ s)







Architecture Observations: Hardships

- Delete/Modifies can be problematic
 - Can only erase blocks, not pages
 - Erases have high overhead (2 ms)
 - Pages are WORM-like
- Reliability
 - Cells have a limited lifetime: 100,000 erase/program cycles
 - Products must do error correction and wear leveling
- Transfer Performance
 - Narrow bus limits data transfer bandwidth to 40 MB/s
 - Decent for a single chip...
 - ...but still need to be clever how we access data


Architecture Observations: Opportunities

- Hierarchy provides vertical parallelism
 - Simultaneous requests to each die to hide access time
 - Bottleneck becomes data transfer
- Low pin count provides horizontal parallelism
 - Stripe data across multiple chips
 - Manage independently
- Logical to implement controllers in FPGA
 - Room for application-specific hardware





Early Experiments with Fusion IO Hardware




Fusion IO Hardware

- Fusion IO: PCIe NAND-Flash Storage Device
 - Compact board populated with an FPGA and “many” flash chips
 - IP makes board appear as standard block device
 - Officially announced this week, products early next year
- Beta Evaluation at SNL/CA and LLNL
 - Host-level performance evaluation
 - FPGA experiments




Host-Level Testing

- Simple benchmarks from host applications
 - Quad-Core system w/ 2 SATA drives in RAID0
- Streaming Tests
 - RAID0: 120 MB/s Reads
 - FusionIO: 446 MB/s Reads
- Random Read Test
 - Multiple-threads
 - Reading random portions of file
 - RAID0: 10 MB/s
 - FusionIO: 460 MB/s





FPGA Experiments


- Fusion IO Board: Basic hardware
 - Xilinx Virtex4FX-60
 - Wide array of flash chips
- Reprogram FPGA with our own hardware
 - Vehicle for low-level flash experiments
 - Prototype application engines
- Constructed a development platform
 - Flash memory controllers
 - Interface into on-chip PowerPC
 - Allows hardware/software prototypes
 - Currently no off-card communication



Work-in-Progress: FPGA Applications

- Sparse Graphs: Breadth-First Search
 - Millions of nodes, few neighbors
 - Strategy:
 - Pack multiple nodes into page
 - Controller extracts only relevant info
 - Advantage: extracts only relevant info
- Data Analysis: K-Nearest Neighbors
 - Compare vector to all training vectors
 - Strategy:
 - Stream through linked list of vectors
 - Stop comparison as soon as crosses threshold
 - Advantage:
 - Early termination of reads
 - Fine-grained control of access





Summary

- Flash memory advancing at rapid rate
 - Speed much better than disk, capacity improving
 - Products are beginning to become available
 - Vendors must be careful about how they transfer data
- Disruptive technology for data-driven applications
 - Plug-in replacement can give performance speedups
 - Worthwhile to rethink storage strategies (threading, WORM)
- Potential for revolutionary computing
 - Technology allowing us to think beyond current constraints