

# MOSFET based Nanoelectronics

Mike Lilly  
*Sandia National Labs*

## Transport Group Team Members

Malcolm Carroll, Mike Lilly, Kevin Eng, Eric Nordberg (*with Mark Eriksson at the University of Wisconsin*), and Lisa Tracy


*Sandia is a multiprogram laboratory operated by Sandia Corp., a Lockheed Martin Co., for the United States Department of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000.*

- Background: double quantum dot qubit
- Progress
  - MOSFETS
  - Valley splitting
  - Quantum point contacts and quantum dots

# MOS Double Top Gate for Nanoelectronics


## Advantages Si Quantum Dot Spin Qubits:

- Low spin-orbit coupling
- High percentage Si<sup>28</sup> reduces nuclear spin coupling




## Advantages of the MOS System:

- Scaling advantage due to gate proximity to electrons
- No dopants required for transport
- Readily CMOS compatible




# Double Quantum Dot


V. d. Wiel, et al., Rev. Mod. Phys., vol. 75, 1 (2003)




Petta, et al., Phys. Rev. Lett, vol. 93, 186802 (2004)




(a)



(b)



(c)



(d)

- Charging diagram shifts with increased coupling
- Diagram can be used to determine electron occupation
- Voltage pulses can carry you through different occupations


# Two Electron DQD Wavefunctions

## Spin Wavefunction

$$\begin{aligned}
 |\text{T}\rangle &= |\uparrow\downarrow\rangle + |\downarrow\uparrow\rangle \\
 |\downarrow\uparrow\rangle & \quad \text{Diagram: A circle with a curved arrow from top to bottom, and a vector from center to top labeled } \uparrow. \\
 |\text{S}\rangle &= |\uparrow\downarrow\rangle - |\downarrow\uparrow\rangle
 \end{aligned}$$

The qubit's two levels


## Spatial Wavefunction



- GaAs community showed a singlet-triplet DQD qubit in 2005
- The qubit basis states are (1) singlet and (2) triplet state of the DQD
  - Magnetic field splits the two other triplets off ( $m = +/- 1$ )
- The spin configuration is sensed through its charge distribution


# Double Quantum Dot Qubit

## Energy levels




Petta et al., Science 2005

## Electron sequence



## Electrometry




- Sequence of pulses (a => d) used to initialize and read-out
- The state is detected through single charge electrometry
- Electrometer can be QPC (shown above), Si SET or Al SET


# Overview of Silicon Qubit

## MOSFET


cross-section




## MOSFET modified for nanolithography



## Nanolithography




## Many-electron quantum dot



Coulomb blockade,  
Coulomb diamonds

## Double dot with integrated detectors




Stability diagrams,  
electrometer coupling

## Control of quantum states

Coupling between dots,  
Moving electrons,  
Pulsing techniques,  
Fast measurements

- Background: double quantum dot qubit
- Progress
  - [MOSFETS](#)
  - Valley splitting
  - Quantum point contacts and quantum dots

# MOSFET Fabrication: Front End



- Metal oxide semiconductor field effect transistors (MOSFETs) will be fabricated in Sandia's silicon facility (MDL)
- Minimum features size = 180 nm. Nanolithography is outside MDL.

# MOSFET Process Flow

- Silicon Wafer
- Gate Oxide Grown
- Source-Drain Lines Implanted
- Poly-silicon Deposited, Doped, and Patterned
- Contacts and Vias Formed

**High Resistivity Silicon Wafer**


# MOSFET Process Flow

- Resistivity Silicon Wafer
- Gate Oxide Grown
- Source-Drain Lines Implanted
- Poly-silicon Deposited, Doped, and Patterned
- Contacts and Vias Formed

100 Å gate oxide


# MOSFET Process Flow

- Resistivity Silicon Wafer
- Gate Oxide Grown
- **Source-Drain Lines Implanted**
- Poly-silicon Deposited, Doped, and Patterned
- Contacts and Vias Formed




# MOSFET Process Flow

- Resistivity Silicon Wafer
- Gate Oxide Grown
- Source-Drain Lines Implanted
- Poly-silicon Deposited, Doped, and Patterned
- Contacts and Vias Formed



# MOSFET Process Flow

- Resistivity Silicon Wafer
- Gate Oxide Grown
- Source-Drain Lines Implanted
- Poly-silicon Deposited, Doped, and Patterned
- Contacts and Vias Formed




- Process characterization used to optimize critical steps (e.g. C-V on gate oxide)
- Many devices can be fabricated on the 6" wafers

# Initial 2DEG Transport

- Ongoing MOSFET development
  - Polysilicon can transition to insulator at low T.
  - Contact resistance is very high ( $300 \text{ k}\Omega$ ) for narrow implant lines.
  - Oxide induced 2DEG

**MOSFET from Si substrate**



## Slide 15

---

m3 add image from Angus paper

image of poly sheet and MOSFET


point out low T challenges

motivate alternate structures (even though Angus results suggest role of mobility is reduced)

mplilly, 1/6/2008

## FY08/09: less damage, smaller, different relationship to interface

~ 16 nm lithographic channel [Hofheinz et al.] - 40x60 nm lithographic dot [Angus et al.]





- The good news: there are many existence proofs of well defined Si quantum dots
- Usually those dots are small  $d < 65$  nm
  - EBL can reach these sizes and CMOS nodes manufactures at 45 nm!
- Future direction: shrink size, improve damage & look at derivative structures like higher mobility SiGe/sSi => lots of permutations!
- Right now we are using the disorder dots to learn about electrometry (e.g., measurement technique & later circuit integration)

- Background: double quantum dot qubit
- Progress
  - MOSFETS
  - [Valley splitting](#)
  - Quantum point contacts and quantum dots

# Valley Splitting in a Si-MOSFET

Valley degeneracy  $\rightarrow$  decoherence

silicon      2DEG      Valley  
                                    Splitting



# Energy scales in magnetic fields

## Cyclotron


$$E_c = \hbar\omega_c = \hbar \frac{eB_\perp}{m^*} = 7.17 \text{K/T}$$

## Zeeman

$$E_{\text{Zeeman}} = g\mu_B B_{\text{total}} = 1.36 \text{K/T}$$

## Valley splitting




$$E_V = \Delta_V(B) = ?$$



$$E = \hbar\omega_c \left( N + \frac{1}{2} \right) \pm \frac{1}{2} g^* \mu_B B \pm \Delta_V(B)$$





(Assumed  $g^* = 2$  and  $m^* = 0.19m_o$ )

# Activation of Quantum Hall States




Made activation measurements at  $\nu = 6, 4, 3$  for various  $V_g$ s

# Activation Measurement Summary



# Activation of Valley-Split Minima





$$\nu = 3$$

$$\Delta = \Delta_v - 2\Gamma$$

- Linear trend seen previously for valley and spin-splitting in many material systems

# LL Broadening ( $\Gamma$ ) Estimate



From low B-field SdH data:

$$\begin{aligned}\Gamma &\sim \\ A: & 4.3 \text{ K} \\ B: & 4.6 \text{ K}\end{aligned}$$

At  $\nu = 3$   
 $\Delta = \Delta_V - 2\Gamma$ , then:



$$\begin{aligned}\Delta_V &= \Delta_V^0 + 0.5 (K/T) \times B_{\perp} \\ \Delta_V^0 &\sim 7 \text{ K}\end{aligned}$$

Disorder comparable to valley splitting  
 $\rightarrow$  extrapolation to  $B = 0$  difficult

# QPC Transport and Valley Splitting

Valley splitting from 1D subband behaviour?

(S. Goswami *et al.*, Nat. Phys. 2006)



- Evidence for 1D subband in large (~500 nm) gap unclear.
- New structures with 20 nm gaps are about to be measured

# Summary

Thermal activation measurements of the valley splitting yields:

$$\Delta_V = \Delta_V^0 + 0.5 (K/T) * B_{\text{perp}}$$

$$\Delta_V^0 = 0.2 \text{ to } 6 \text{ K (vary by device)}$$

Device characteristics:

Peak mobility  $\sim 15,000 \text{ cm}^2/\text{Vs}$

mean free path  $\sim 300 \text{ nm}$


phase coherence length  $1 \mu\text{m}$  (peak)

## Future Experiments:

- RF resonance measurement
- Quantum point contacts (magnetic depopulation)


- Background: double quantum dot qubit
- Progress
  - MOSFETS
  - Valley splitting
  - Quantum point contacts and quantum dots

# Nanolithography



Red: n+ polysilicon ( $100\mu\text{m}^2$ )


Green: n+ Ohmics



- Electron beam lithography defines 50 nm features (negative resist process)
- Polysilicon etching, insulator deposition using ALD and a second top gate are deposited in the uFab or CINT cleanrooms.
- Variations of desired structure can occur rapidly


# “Front End” Processing: Si MOSFETs

*Poly gate exposed for “Back End” processing*



# “Back End” nanolithography

1. Ebeam lithography
2. polysilicon patterning with plasma etch
3. Deposit 2<sup>nd</sup> dielectric: atomic layer deposition of Al<sub>2</sub>O<sub>3</sub>
4. Top gate: sputtered Al or ALD metal




Issues: electrical characteristic of ALD, new etch out of MDL for poly


- C-V used to characterize and optimize ALD process
- Other oxides can be substituted if necessary
- Working to incorporate EBL in silicon fab – allows better control

# Nanolithography Progress


## Electron beam lithography



## Plasma etching



## Status





- State-of-the-art Ebeam writer capabilities
- NEB negative ebeam resist

- MESA/uFab bromine plasma etch of polysilicon
- 70 nm poly linewidth after EBL and etching.

- Point contact, dot and double dot experiments will use double dot gates



# Front End Devices with 180 nm Feature Sizes



Polysilicon gates can be used for either accumulation or depletion in addition to the global accumulation gate

G.M. Jones et al. *PRL* **89**, 073106 (2006)



# Device Operation



Polysilicon gates can be used for either accumulation or depletion in addition to the global accumulation gate

**Global top gate accumulating, polysilicon gates depleting to form a 1D Channel**

# Cross Structure





**Top Gate = Swept**

- No repeatable QPC steps
- Periodic, repeatable resonances near pinch-off


# Cross Structure

- Peak spacing corresponds to a dot diameter of ~65nm
- Longer period oscillations would correspond to a 25nm diameter




# “Disorder” Dots

- Apparent dot sizes fit neatly between polysilicon gates
- Reducing feature size should reduce the probability of overlapping with a disorder site
- Process improvement can increase general sample “cleanliness”




# Geometries

## MDL Cross Structure





Distance between:  
Adjacent Gates: ~350nm  
Opposite Gates: ~650nm

## Double Quantum Dot Structure




QPC Gaps: ~ 150nm

# DQD Structure



- QPCs on double quantum dot structure each exhibit similar behavior to cross structure

# Coulomb Blockade



- Diamond structures suggest conductance resonances are Coulomb Blockade


# Beating the Disorder

## Materials Improvement

- Gate Oxide Growth
- Forming Gas RTA
- Plasma Etch
- ALD  $\text{Al}_2\text{O}_3$  Deposition


## Size Reduction

*Large gaps – disorder more important*




*Small gaps minimize role of disorder*

- Disorder is inherently present but from other SET work we know small enough sizes minimize impact (50 nm).
- Additional disorder induced by processing may be repaired.




# 2nd Generation Nanoelectronics

## SiGe barriers



## Hybrid donor-dot devices



- Replace disordered oxide with epitaxial SiGe barriers
- Compatible with front-end/back-end device flow

- Use single donor implant technology to place donors below gated dots
- Donor location moves electron away from the oxide interface

# Silicon Qubit Summary

- Highlights

- Surface accumulation mode approach complements existing efforts
  - Possible benefits over other approaches & experimental platform to better study surface effects, “dopant free” devices & single dopant-surface coupling
- Experimental platform is available for custom nanoelectronics

- Progress

- MOSFETs fabricated for this work have relatively high mobility and can be used for both gated nanostructures and donor structures
- Valley splitting is present for the 2DEG and is expected to be larger for nanostructures
- Nanolithography for making point contacts and dots is underway.
  - Transport nanostructures shows complicated blockade
  - We anticipate significant improvements as size decreases and material improvements are implemented..