



Silicon enhancement mode nanostructures for quantum computing

Michael Lilly

Sandia National Laboratories

Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000.





LABORATORY DIRECTED RESEARCH & DEVELOPMENT



Sandia National Laboratories


One inspiration for semiconductor quantum computing

Petta, Science, 2005




Elements:

- Two level system
 - $m=0$ subspace of 2 electrons
- Electrically tunable (tunnel coupling)
- Charge sense



Motivation for Silicon Qubits



- GaAs has non-zero nuclear spin isotopes shorten T_2
- Si isotope enrichment removes nuclear spin, long T_2
- Nuclear spins can be useful for rotations between S & T0 but off/on is better and it limits T_2
- Recent device progress in electron spin manipulation (spin read-out & evidence of coherence)
 - UNSW (donors)
 - UCLA (MOS)
 - HRL (SiGe mod. doped)
 - U. Wisconsin (SiGe mod. doped)






Does T_2 need to be really long? ($p \sim 10^{-4}$?)

- Some conclusions from logical memory
- Scheduling conflicts lead to more idles (e.g., electronics & DD itself)
 - if T_2 error is non-negligible gates requirements are more strict
 - Circuit would show benefit at $p \sim 5 \times 10^{-4}$ assuming negligible idle error
 - Marginal with present GaAs T_2


Levy et al. SPAA (2009)
Levy et al. arXiv:1105.0682 (2011)

DQD qubit encodings might work for adiabatic approach (both Si & GaAs)




Quantum Circuit (Logical Memory)



Classical-Quantum Interface




Physical Qubit



Chip Level Circuit (21 qubits)

Enhancement Mode Si Quantum Dots




- Many silicon approaches
- SNL looking at enhancement mode & Si foundry approach
- This talk: MOS & SiGe/sSi

Motivations



1. Platform is modular design for both donors and SiGe/sSi
2. Tunable parameters (density, valley splitting, g-factor?)
3. No dopants
4. Start with MOS:
 - well understood material system
 - overlapped interests for other Si approaches
5. CMOS compatible (MOS)

GaAs design to Si?



Petta et al. [2005]


Enhancement mode quantum dot concept



- Structure provides 3D confinement

Coulomb blockade


Periodic resonances understood by evenly spaced chemical potential energy levels




- Equally spaced energy levels related to charging energy of capacitance
- Periodic current resonances produces – “Coulomb blockade”
- Low temperatures required ($T \ll 4\text{K}$)

$$C_{\text{sum}} \sim 16 \text{ aF}$$

$$\Delta V = \frac{q}{C} \sim 1 \text{ mV}$$



Early challenge to MOS QDs




Charge defects & effective mass


1. Uncertain confinement potential
2. Unintentional dots
3. Fluctuators (TLS)

Magnetic defects


1. Non-uniform magnetic field
2. Time varying magnetic field (if not polarizable)




Ideal Barriers



Disorder & unintentional dot



How is device made: “Front-end”





MOS Stack from Si fab

QDs possible with 0.18 μm litho



EDMR for external community

7,500 – 15,000 mobility, high resistivity substrates



T. Pluym


Back-end processing





Micro-fab facility
 E-beam lithography
 Poly-silicon etch
 Aluminum oxide
 Top Al gate

Low parasitic RF die

GaAs design to Si



Immediate Challenge: Charge Defects



$$Q_{\text{ox}}(\text{Al}_2\text{O}_3) < 0$$

$$Q_{\text{mobile}} = ?$$

$$Q_{\text{interface}} = ?$$

$$Q_{\text{f}}(\text{SiO}_2) > 0$$


$$D_{\text{it}}(\text{SiO}_2) > 0$$

Si Fab



QD Fab

mobility:	$\sim 15,000 \text{ (cm}^2\text{V}^{-1}\text{s}^{-1}\text{)}$	$\Rightarrow$	~ 200
D_{it} :	$\sim 10^{10} \text{ eV}^{-1}\text{cm}^{-2}$	$\Rightarrow$	$\sim 10^{12}$
Q_{eff} :	$\sim 10^{11} \text{ cm}^{-2}$	$\Rightarrow$	$\sim 10^{12}$

Sandia quantum dot platform




Improved processes (test stack):
Mobility: $8,000 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ [$T \sim 4\text{K}$]
 $D_{it} : 2.9 \times 10^{10} \text{ eV}^{-1}\text{cm}^{-2}$
 $Q_{ox} : 1.1 \times 10^{11} \text{ cm}^{-2}$
 ~ 1 charges per QD ($r = 12 \text{ nm}$)




Nordberg et al., PRB (2009)

Lithographic dot verification






Gate	experiment [aF]	Model [aF]
A	6	6.2
B	3.2	3.3
C	3.3	3.4
D	7.2	7.3
Top	14.6	14.4





- Measured capacitances are consistent with lithographically formed dots
- Signal is consistent with 3D capacitance estimates for coupling

Reconfigurable Dot with Gates




TG = 5.0V
T = -0.3V
CP = -1.2V
R = -2.0V



L. Tracy, et al.
APL 2010

Next step: reduce electron number

Smaller area design for fewer electrons




Transport drops below noise limit

Charge sensor detects many more transitions


Charge sensor susceptible to metastable behavior of QD (are we at $N \sim 1$?)

- tunneling rate characterization w/ sensor
- this device started to drift
- semi-classical modeling $\Rightarrow N \sim 30-40$

Dot Current



Charge sensor Current




Challenges to achieving few electron

Challenge: More negative bias to reduce N_{electron}
ALSO results in wider tunnel barriers



C_{top} agree with simulation (+/-20%) at 32 electrons

Approach: open tunnel barrier



$V_{\text{th-dot}}$

$V_{\text{th-barrier}}$




R. Young

 Sandia National Laboratories





Wider tunnel barrier

Last “visible” transition



- Edge of transport through dot observed
- Several possible reasons
 - tunnel barrier is gradually turning off (often the case)
 - Last electron
- This case is not gradual and no additional transitions are observed over reasonably large V_{top} scan


Indicators of last electron




- No transitions observed at high V_{sd} beyond -4V on plunger
- V_{sd} can be set that all levels in dot can empty
- Edge of opening corresponds to line-up of energy level with Fermi energy
- Ideal case, well depth is no greater than Fermi energy
- Largest charging energy approximately equal to Fermi energy (5-6 meV)
 - This sample examined up to $\sim 2 \times$ Fermi energy
- Three measurements suggestive of $N=1$
 - Other groups have used this as a test of $N=1$

Last electron modeling

Semiclassical




CI modification to TCAD





- Configuration interaction loop integrated with commercial TCAD package
 - Rapid convergence with effective mass calculation after single charge reconfiguration step
 - CI model predicts approximately 2x smaller
- Top gate and vertical plunger capacitances in good agreement with model
 - $C_{top-meas} \sim 2.6 \text{ aF}$ ($C_{top-sim-N=1} = 2.2 \text{ aF}$)

Charge Sensing to few electron (similar design)



Current in charge sensor




Derivative & FFT noise filter



Last electron in MOS?




- Common in MOS for charging energy to rapidly increase as $N \Rightarrow 1$
- Charge sensing also detects outlier(s)
- Large area devices produce small dot charging energies?




(K. Eng & L. Tracy)

$V_{tg} = 4$ V
 $W_g = -75$ V
 $T = 0.25$ K



Last electron modeling




D_{it} or Q_{ox} ($\text{cm}^{-2}\text{eV}^{-1}$) or (cm^{-2})

$1 \times 10^{10} \rightarrow 0.04$ per QD



$1 \times 10^{11} \rightarrow 0.4$ per QD

$1 \times 10^{12} \rightarrow 4$ per QD



- Single positive charge at SiO₂ interface can strongly localize electron & large binding E
- Last transitions jump in charging energy? Operate in closed shell $N > 1$?
- But electrostatic dot is also predicted to be very small in some cases
 - Similar sizes predicted (~ 20 nm x 20 nm)

Enhancement Mode SiGe/sSi: High Mobility & Modular Change to MOS Flow






Undoped SiGe Heterostructure

Lu et. al., APL **94**, 182102 (2009)





Mobility $\sim 1.6 \times 10^6$ cm²/Vs

Back to the fab: SiGe/sSi



- Modifications:
 1. Substrate
 2. Gate dielectric
 3. Implant & anneals
- Questions:
 1. Ge/Si diffusion
 2. Surface pinning
 3. Mobility



Transport through SiGe/sSi dot




- Double top gated quantum dot w/ DUV lithography
- Relatively regular CB observed w/ small charging energy

Lu et al, (in preparation)




Charge sensing: last transition



- Opposite channel used as charge sensor
- Last transition in region of high sensitivity of sensor
 - looks like the last electron
- Problem: charge stability




Summary



- Decoherence times can be long in Si
 - Relationship to impurities and enrichment well understood
 - Relationship to surfaces is still open
 - DD, DCG and OC show promise to reach logical circuit requirements

- Lateral, Si DQD platforms demonstrated
 - Low damage for MOS ($Q_f \sim 10^{11} \text{ cm}^{-2}$, $D_{it} \sim 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$, mobility ~ 8000)
 - 150,000 mobility for SiGe/sSi
 - MOS because of infrastructure, donors and learning
 - SiGe/sSi because of more ideal system

- Double quantum dot & charge sensing of few (last) electron
- Lots still to do:
 - Few electron charge sensed DQD (S/T)





Acknowledgements

- The technical teams

Silicon quantum dot: M. Lilly, N. Bishop, S. Carr, T.-Z. Lu, L. Tracy, K. Nguyen, T. Pluym, J. Dominguez, J. Wendt, J. Stevens, B. Silva, E. Bower, R. Gillen

Donor and donor-dot: E. Bielejec, E. Bussmann, D. Perry, B. McWatters, A. MacDonald

Device modeling: R. Muller, R. Young, W. Witzel, E. Nielsen, R. Rahman, K. Young, J. Verley

Cryogenic electronics: T. Gurrieri, J. Levy, R. Young, J. Hamlet, K. Barkley

Architecture and quantum error correction: A. Ganti, M. Grace, W. Witzel, U. Onunkwo, A. Landahl, C. Phillips, R. Carr, T. Tarman

- Joint research efforts with external community:

- U. Wisconsin (M. Eriksson, D. Savage, M. Friesen, R. Joynt)
- Australian Centre for Quantum computing Technology (L. Hollenberg, D. Jamieson, M. Simmons, A. Dzurak, A. Morello)
- Princeton University (S. Lyon)
- NIST (N. Zimmerman)
- U. Maryland (S. Das Sarma, M. Peckerar)
- Lawrence Berkeley National Labs (T. Schenkel)
- National Research Council (A. Sachrajda)
- U. Sherbrooke (M. Pioro-Ladriere)