

LA-UR- 11-06281

Approved for public release;  
distribution is unlimited.

<i>Title:</i>	Exascale Challenges and Opportunities
<i>Author(s):</i>	Andrew B. White, Jr.
<i>Intended for:</i>	Council on Competitiveness



Los Alamos National Laboratory, an affirmative action/equal opportunity employer, is operated by the Los Alamos National Security, LLC for the National Nuclear Security Administration of the U.S. Department of Energy under contract DE-AC52-06NA25396. By acceptance of this article, the publisher recognizes that the U.S. Government retains a nonexclusive, royalty-free license to publish or reproduce the published form of this contribution, or to allow others to do so, for U.S. Government purposes. Los Alamos National Laboratory requests that the publisher identify this article as work performed under the auspices of the U.S. Department of Energy. Los Alamos National Laboratory strongly supports academic freedom and a researcher's right to publish; as an institution, however, the Laboratory does not endorse the viewpoint of a publication or guarantee its technical correctness.

Title: Exascale Challenges and Opportunities


Abstract: Up-date for the Council on Competitiveness.

## Exascale Challenges and Opportunities

for  
Council on Competitiveness  
Andy White  
Los Alamos National Laboratory

## DOE mission imperatives require simulation & analysis to inform policy and decision making

- Climate Change: Understanding, mitigating and adapting to the effects of global warming
  - Sea level rise
  - Severe weather
  - Regional climate change
  - Geologic carbon sequestration
- Energy: Reducing U.S. reliance on foreign energy sources and reducing the carbon footprint of energy production
  - Reducing time and cost of reactor design and deployment
  - Improving the efficiency of combustion energy systems
- National Nuclear Security: Maintaining a safe, secure and reliable nuclear stockpile
  - Stockpile certification
  - Predictive weapons science challenges
  - Directed Stockpile Work




# E7

## Exascale simulation will enable fundamental advances in basic science.

- High Energy & Nuclear Physics
  - Dark-energy and dark matter
  - Fundamentals of fission fusion reactions
- Facility and experimental design
  - Effective design of accelerators
  - Probes of dark energy and dark matter
  - ITER shot planning and device control
- Materials / Chemistry
  - Predictive multi-scale materials modeling: observation to control
  - Effective, commercial technologies in renewable energy, catalysts, batteries and combustion
- Life Sciences
  - Better biofuels
  - Sequence to structure to function

These breakthrough scientific discoveries and facilities require exascale applications and resources.




October 2011

3

# E7

## Increased computational power is driven by requirements to reduce uncertainty.

- Improved GEOMETRIC fidelity
  - Design features
  - UQ methodologies
  - Naturally 3D phenomena e.g. turbulence, material failure .....
- Improved NUMERICAL fidelity
  - Potentially important phenomena occur at 10x standard resolution
  - Bridging strongly-coupled multi-scale phenomena
  - Need to perform UQ studies over greater variable counts
  - Weapons science simulations displaying convergence at very large coverage
    - atoms or dislocations or ....
- Improved PHYSICS fidelity
  - Energy balance
  - Boost
  - Si radiation damage
  - Secondary performance




3D simulations of ductile spall failure with predictive potentials will require exascale resources

October 2011

4

# E7 History of high performance computing is multi-faceted.



# E7 The exascale plan has three high-level components.


- Mission & science applications
  - Models
  - Applied math, libraries
- Software
  - Programming models
  - Tools, libraries, OS
- Hardware
  - Cross-cutting technology
  - Exascale Research & development
  - Acquisition & facilities

Co-design &  
Uncertainty Quantification



# E7

## The overall system design may be similar to today's systems




October 2011

7

# E7

## The processor is key for exascale, as well as petascale and terascale systems.



October 2011

8

- **Tomorrow’s on-chip multi-processor** will have an 100 – 1000x increase in parallelism; architecture is critical to meet power, performance, price, productivity & predictive goals.
- **Tomorrow’s programming model** will be different on tomorrow’s chip multi-processors, whether exascale or not. Early investment is critical to provide applications effective access to “2015” system.
- **Power** will become the first class constraint on system performance and effectiveness at exa-scale, at peta-scale and at desktop-scale.
- **Memory** is not scaling with performance and memory hierarchies will be higher and deeper.
- **Reliability and resiliency** are very difficult at this scale and require new error handling model for applications and better understanding of effects and management of errors.
- **Operating and run-time systems** will be redesigned to effectively management massive on-chip parallelism, system resiliency and power.
- **Co-design** requires a set of hierarchical set of performance models, simulators and emulators as well as agile compact applications to mediate interactions among applications, software and architecture communities.



**“The U.S. Computing Industry has been adept at taking advantage of increases in computing performance, allowing the United States to be a moving and therefore elusive target – innovating and improvising faster than anyone else.”**

- Invest in research in and development of algorithms that can exploit parallel processing.
- Invest in research in and development of programming methods that will enable efficient use of parallel systems ...
- Focus long-term efforts on rethinking of the canonical computing “stack” ...
- Invest in research on and development of parallel architectures driven by applications, ...
- Invest in research and development to make computer systems more power efficient at all levels of the system ...

**“There is no known alternative to parallel systems for sustaining growth in computing performance; however, no compelling programming paradigms for general parallel systems have yet emerged.”**

# E7

## On-chip parallelism will continue to increase throughout the decade.




October 2011

11

# E7

## Everyone is preparing for transformation.



October 2011


12

$$\text{Chip power density} = \# \text{ gates} * \text{gate capacitance} * \text{frequency} * \text{voltage}^2$$

# E7

## Programming models requires a dual approach.

- Hierarchical approach: intra-node + inter-node
  - Part I: Inter-node model for communicating between nodes
    - MPI scaling to millions of nodes: Importance high; risk low; provides path for incremental progress
    - One-sided communication scaling: Importance medium; risk low
  - Part II: Intra-node model for on-chip concurrency
    - Overriding Risk: No single path for node architecture
    - OpenMP, Pthreads: High risk (may not be feasible with node architectures); high payoff (already in some applications)
    - New API, extended PGAS, or CUDA/OpenCL to handle hierarchies of memories and cores: Medium risk (reflects architecture directions); Medium payoff (reprogramming of node code)
- Unified approach: single high level model for entire system
  - High risk; high payoff for new codes, new application domains




Slide 13

# E7

## Resiliency issues will affect hardware, software and perhaps even applications.

**Number of components**  
both memory and processors  
will increase mean time to  
failure, interrupt




**Number of operations**  
ensure that system will  
sample the tails of the  
probability distributions

- Smaller circuit sizes, running at lower voltages to reduce power consumption, increases the probability of errors
- Heterogeneous systems make error detection and recovery even harder, for example, error recovery on GPU system will require managing up to 100 threads
- Increasing system and algorithm complexity makes improper interaction of separate components more likely.
- It will cost power, performance and \$ to add additional HW detection and recovery logic right on the chips to detect silent errors.

	Transient	Persistent
Detected		
Undetected		




# E7 LPI Physics at the Exascale



# E7 Memory size, bandwidth and hierarchy will be challenges by 2018, if not sooner.


The memory hierarchy will be much richer at the end of the decade than it is now:

- Software managed caches or scratch pad memory
- Very fast 3D stacked memory
- NVRAM for check-pointing and extended memory



E7

# So what's happened to the good ol' days?




October 2011

17

E7


## Meeting the 20 MW power target will be a challenge



October 2011

18

## E7 ... but moving data will be the real test of power for exascale.



October 2011

19

## E7 System architecture targets are aggressive in schedule and scope.

System attributes	2010	“2010 PEAK? LINPACK? AVERAGE?”	2019-2020 targets	
Performance	2 PF/s	200 PF/s	1 Exaflop/sec	
Power	6 MW	1	20 MW	
System memory	0.3 PB		128 PB	
Node performance	125 GF/s	500 GF/s	1 TF/s	10 TF/s
Node memory BW (consistent with 0.4 B/F)	25 GB/s	200 GB/s	400 GB/s	4 TB/s
Node concurrency	12	100	1,000	10,000
System size (nodes)	18,700	400,000	40,000	1,000,000
Node link BW (consistent with 0.1 B/F)	1.5 GB/s	50 GB/s	100 GB/s	1 TB/sec
Mean time before application failure	days		144 hours	
IO	0.2 TB/s		60 TB/s	

October 2011

20

# E7

## Co-design is the essential opportunity in the exascale activities.

**Application driven:**  
Find the best technology to run this code.  
*Sub-optimal*

**Application**

↑ Model  
↑ Algorithms  
↑ Code

Proxy applications

**Key issues**  
Power?  
Performance?  
Price?  
Parallelism?  
Productivity?

**Now, we must expand the co-design space to find better solutions:**  
• new applications & algorithms,  
• better technology and performance.

**Technology**

⊕ programming model  
⊕ operating system  
⊕ architecture


**Technology driven:**  
Fit your application to this technology.  
*Sub-optimal.*

October 2011

21

# E7

## The trade space for exascale is very complex.




October 2011

22

# E7

## First ASCR co-design centers are off and running



October 2011

23

# E7

## Exascale Co-Design Center for Materials in Extreme Environments


- Our objective is to establish the interrelationship between algorithms, system software, and hardware required to develop a multiphysics exascale simulation framework for modeling materials subjected to extreme mechanical and radiation environments.
- This effort is focused in four areas:
  - Scale-bridging algorithms
    - UQ-driven adaptive physics refinement
  - Programming models
    - Task-based MPMD approaches to leverage concurrency and heterogeneity at exascale while enabling fault tolerance
  - Proxy applications
    - Communicate the application workload to the hardware architects and system software developers, and used in performance models/simulators/emulators
  - Co-design analysis and optimization
    - Optimization of algorithms and architectures for performance, memory and data movement, power, and resiliency




October 2011

24


- ASC must meet the on-going needs of the weapons program
  - Provide increasingly better predictive physics and engineering capabilities
  - Provide increasingly more capable computational resources to support predictive science
  - Maintain the necessary core capabilities of the weapons program staff, i.e. right sizing
- ASC's ability to meet these needs will be severely impacted by the transformation of basic computational technology over the next decade
  - Performance of existing codes will stall, at best
  - Both capability and capacity resources will be difficult to use
- The exascale initiative is a DOE plan to meet these challenges and take advantage of this opportunity



- Roadrunner was an exercise in co-design
  - Memory interface and DP-arithmetic
  - Software programming infrastructure (DaCS, ALF)
  - Redesign of system in flight.
  - Focus on applications
- Roadrunner was a leap into the future
  - First computer to reach a petaflop
  - First heterogeneous supercomputer
  - First accelerated supercomputer
  - First supercomputer built from non-traditional commodity processor
- Roadrunner defined advanced systems for ASC
  - Science at scale
  - Important physics modules
- Roadrunner open science provided resources for many important simulations --



## E7 Co-design has an even broader context.



October 2011

Slide 27


## E7 Applications and predictive science must transform with the technology.

- Power will be the number one architectural constraint
  - Applications will be effected by power efficient architectures
  - Applications may be directly involved in managing system power
  - Load balancing will have a new dimension
- On-chip: ten thousand way parallelism, deeper/higher memory hierarchies, 100x more upsets/sec
  - New programming models, languages and run-time systems
  - Fault-aware applications and fault-tolerant algorithms
- Cheap flops, expensive data motion, very expensive I/O
  - Remap multi-physics and algorithms to maximize data reuse and locality
  - Data analysis on-the-fly and embedded UQ
  - Reformulate algorithms to trade flops for memory use

... but this is not just a challenge; it is also an opportunity to transform our capability to do predictive science and engineering.

# E7

## There was a broad spectrum response to exascale R&D request for information.



October 2011

29

# E7

## The history of HPC is a sequence of key transformations.

ERA	MAINFRAME	VECTOR	SINGLE-LEVEL PARALLEL	MULTI-LEVEL PARALLEL
TIME FRAME	60s to mid-70s	mid-70s to early-90s	Early 90s to early 10s	Early 10s to mid-20s
FUNDAMENTAL SCALE	System in a room	System in a chassis	System on a board	System on a chip
FREE PERFORMANCE	---	16x	40x	1x
DOMINANT CONSTRAINT	Floating point capability	Physical size of system	Interconnect scalability	Energy efficiency
ARCHITECTURAL CHALLENGES	---	Scatter-gather	Interconnect	Power Memory size Data motion Resiliency Heterogeneity
PROGRAMMING MODEL	Sequential processes	Vectorized sequential	Communicating sequential	Hierarchical parallel
PROGRAMMING CHALLENGES	Expression of mathematical algorithms	Vectorized instructions & loops	Distributed applications & message passing	Data motion Multi-level parallelism Resiliency
FUNDAMENTAL BUILDING BLOCK	Commercial CPUs	Custom GPUs	Commodity micro-processors	Heterogeneous cores
R&D INITIATIVES	---	---	HPC, ASCI	Exascale

October 2011

30

## Success is clearly defined for the exascale initiative.

- Success of the initiative is:
  - Transformational capabilities in national nuclear security, climate, energy and science enabled by predictive exascale simulations
  - U.S. industry leadership in information technology lead by aggressive exascale technology development
  - Competitive advantage for U.S. energy-related and other industries
- Co-design of applications, computational environment and platforms is critical
  - Application teams must have dual responsibility
    - Mission/science
    - Exascale co-design
  - Simulation environment will
    - Have broad community participation
    - Be common across all applications and platforms
    - Leverage open source software and product support
    - Support both evolutionary and revolutionary approaches
  - Long term industry partnerships are essential to success of this 10 year initiative
    - Must leverage and influence the business plan of vendor partners
    - Joint R&D and leveraged community efforts reduce vendor risk
    - Having at least two tracks provide competitiveness, risk reduction and architectural diversity
    - As does deployment of at least two platform generations to get to Exascale

