




Exceptional service in the national interest



Surface Electrode Ion Trap Device Technology for Quantum Information Science



I A R P A

Peter Maunz, Matthew Blain, Amber Young, Daniel Stick, Chris Tigges, Daniel Stick



September 23, 2013



Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000.


Trapped Ion Quantum Information Processing

- Fulfill all of DiVincenzo's criteria
- Long trapping and coherence times
- High fidelity state preparation, detection and single qubit operations
- High fidelity two-qubit gates
- Entangled state of up to 12 ions have been demonstrated
- All basic quantum




Ion Traps

scaling trapped ion QIP





Kielpinski, Monroe and Wineland,
Nature **417**, 709 (2002)

Remote entanglement



Monroe et al.,
quant-ph/1208.039 (2012)

Scaling trapped ion QIP *requirements*



- Linear segments for processing and storing QI in ion chains
- Junctions
- Optical access for individual addressing of ions
- Efficient light collection
- Integrated optics to allow remote link and processing closeby




Sandia
National
Laboratories


Macroscopic ion traps

why are they still being used?


Blatt et al., Innsbruck




Monroe et al. JQI



D. Wineland et al. NIST Boulder




Monroe et al. JQI



Surface Ion traps *the first steps*

First Surface ion trap:


- Gold on fused silica
- Few electrodes
- Exposed dielectric



Seidelin et al. *PRL* **96**, 253003 (2006)

Thunderbird trap

the workhorse




Sandia National Laboratories

- 2-layer design
- though chip slot
- in operation around the world
- can be equipped with chip capacitors





Excellent trapping times proven @ Duke

- > 8h cooled
- > 30min dark
- Heating rates (Yb, 2MHz) 0.5 q/ms



Emily Mount/Jungsang Kim

Sandia Y-junction trap




D. L. Moehring, *et al.* *New J. Phys* 13, 075018 (2011).





Sandia
National
Laboratories

Y-junction trap *making shuttling work*

Modulated spatial frequencies



Modulated spatial frequencies









Sandia
National
Laboratories

Y-junction trap *ion transport*

Shuttling





Splitting/Recombination

Multiple ions



Successful shuttling in multiple independent systems with identical voltage solutions.

Sandia Y-junction trap





D. L. Moehring, *et al.* *New J. Phys* 13, 075018 (2011).




Fabrication capabilities

four metal layer process



- precisely recessed oxide
- Grounded M3
- Routing on M2
- Gold coating from front and back side








Modern 4-layer traps

any trap topology possible

4-layer process:




- No exposed routing
- Islanded electrodes
- New topologies

Imagine your trap geometry:
it can be realized



Switchable Y (NIST)



optimus prime



- Only realizable in 4-layer design
- Greatly reduced rf ripple
- 3 switchable rf electrodes
- Engineered for low capacitance and improved phase control



Y-junction circulator

- Junctions based on demonstrated Y trap (SNL and GT)
- 93 independent electrodes; 216 electrodes all junctions co-wired
- Slot for vertical optical access, 4 loading holes
- Shuttled around Y trap with identical shuttling voltages in each turning direction




X-junction circulator

- Designed in collaboration with GT and Duke
- 93 independent electrodes; all junctions co-wired




Packaging and testing


Plug-and-trap design




Low profile wirebonding



Parametric verification



Features:



- Plug-and-trap design:
most trapping groups can accommodate the package
- Standard for chip ion traps
- Low profile wirebonds: good optical access
- Checks for opens and shorts $> 40 \text{ M}\Omega$

working with chip traps

the details

Dust-free handling of trap chips


- shorts and voltage breakdowns
- dust particles can charge:
unreliable conditions

Ultra high vacuum

- helps realizing good trapping times
- lifetimes without cooling >20min
- Clean and absolutely grease-free handling of components
- NEG

Optical beam quality

- optical access is smaller
- optimal beam quality is essential to prevent scatter



Surface Ion Traps for QIP


Optimizing surface traps for QIP

Challenges:

- Geometry and optical access:
-

- Individual addressing
- Resonant excitation for remote entanglement
- Quantum gates with Raman beams

- Trap parameters
 - Trap frequencies $> 2\text{MHz}$ (Yb) facilitate ground state cooling and quantum gates
 - Low residual micromotion for photon generation and quantum gates






Sandia
National
Laboratories

Bowtie trap

structural integrity

- Isthmus mechanically very stable




S3400 2.00kV 16.7mm x23 SE 1/23/2013

2.00mm




High Optical Access trap *beam clearance*



70 μm ion height

clearance for a surface skimming beam




4: $<2 \times 10^{-14}$
3: $<2 \times 10^{-8}$
2.5: $<3 \times 10^{-6}$

4 μm waist is possible



Sandia
National
Laboratories

Optical access *through central slot*








Sandia
National
Laboratories


Optical access *through central slot*

Clearance of vertical beam



Trap parameters

$^{171}\text{Yb}^+$, 250V, 40MHz Sandia High Optical Access trap



$$V = \frac{q^2 E_0^2}{4m\Omega^2}$$

$$V_{\text{trap}} = 200 \text{ meV}$$

$$\eta = 2q \frac{|\nabla E_0|}{m\Omega^2}$$

$$\eta_{\text{center}} = 0.22$$

$$\eta_{\text{max}} = 0.38$$

Thunderbird:

$$V = 50 \text{ meV}$$

$$\eta_{\text{center}} = 0.1$$


$$\eta_{\text{max}} = 0.22$$



Sandia
National
Laboratories

Geometry optimization

linear section




S3400 2.00kV 17.1mm x60 SE 1/23/2013

500um




Sandia
National
Laboratories

Schematic



Interposer



- Connections to package
- Unobstructed optical access

Interposer also serves:


- Filter (rf shunt)
- RC filter
- Universal from future and existing traps

Integrated Trench Capacitors

Trench v. Surface Capacitors for Surface Ion Traps

- High-k dielectric surface areas: still large
- Thin dielectric challenges: yield, reliability
- Vertical surfaces: more available area

Trench Capacitor Architecture




D.T.C. Allcock, *et al.*, Appl Phys B (2012) 107:913-919

ATC 116 Series Microcaps


Surface mount: 1.27 x 1.27 mm², 821±20% pF

Area relationship for trench v. horizontal plate capacitors



Integrated Trench Capacitors

1.05 nF trench cap, 0.045 mm²/cap





Top plate: 250 nm n-type a-Si


Dielectric: 40 nm Si₃N₄

Bottom plate: 300 nm n-type a-Si

Trenches: 1 μm wide, 150 μm long, 19 μm deep




19 μm





Integrated Trench Capacitors

Capacitor I-V leakage




Anomalous heating in surface traps *and how to fight it*

Problem:


- Anomalous heating in ion traps $\propto d^4$
- Due to electrical field noise of patch potentials

Remedies:

- Operate at Cryogenic temperatures
- Surface cleaning





D.A. Hite et al. *PRL* **109**, 103001 (2012)



H. Häffner et al., UC Berkeley


Ion Trap Chip Packaging *surface cleaning*

Is *in situ* Ar plasma trap cleaning feasible? One possible implementation



Energies should stay below sputter thresholds of trap materials

Can a micro-plasma be established in such a small place?




Paschen Curve for inert gases:

Ar: 10 Torr, 100 V, 1 mm


**Inductively coupled plasmas:
control of ion energies.**

- Surface adsorbate bond energies ≤ 12 eV




M.G. Blain, *et al.*, Appl. Phys. Lett., 75 3923 (1999)

MUSIQC architecture




- Long linear section (27 electrode pairs)
- Two 7 electrode pair zones, 1.8mm separated
- Integrated optics can be used for separate imaging

Surface Ion Trap Packaging





- Package Requirements
- (Ion optical access/optics integration)
- Interposers and through substrate vias (TSVs):
 - “2.5D” integration
- Integrated capacitors






Sandia
National
Laboratories




Thunderbird Trap *with integrated diffractive optic*



Eight level F/1 fused silica DOE




Integrated Optics




Eight level F/1 fused silica DOE

- Optics have been integrated into linear ion trap.
- No detrimental effects to ultra-high vacuum.
- Successful shuttling with same voltage solutions as linear trap without integrated optics.
- Compensated any charging on dielectric lenses.
- Dielectric lenses ~150 microns away from ion.





Light collection performance

$$DE_{fs} = 0.34\%$$




$$DE_{DOE} = 0.50\%$$




Detection measurements

$DE_{fs}=0.341\%$



$DE_{DOE}=0.023\%$

$DE_{fs}=0.315\%$




$DE_{DOE}=0.236\%$

HOA + optic



Open hole in
fused silica
for standard
imaging

Turning prism
for light
collection from
side





Quantum State preparation and detection




- State detection fidelity >97%
- will be optimized further
- Expecting >98% fidelity



Sandia
National
Laboratories



Single qubit manipulations

Rabi flopping



Single qubit manipulations


Coherence time




- Coherence time approx 400ms (expected >1s)
- Coherence time is currently limited by light leaking through the switches
- Verified that leaking light can be reduced by 30dB with additional single mode fiber
- System is upgraded, new measurement to follow this month

Outlook: future technologies *through substrate vias*




Types of through substrate vias: Cu and W




- Bond front to handle
- Backgrind to 75 μm
- Dry etch to reveal TSVs



- Si recess
- PECVD oxide
- CMP



- Pattern metal





Sandia
National
Laboratories

Acknowledgements




Funding



UNM

Collaborators



CQuIC



MagiQ



Problem. Solved.




The University of Sydney





Pictures of traps

Wineland et al. NIST Boulder



Monroe et al. JQI

