


System Simulation Structural Simulation Toolkit

Arun Rodrigues
Scalable Computer Architectures

CIS External Panel Review
April 13-16, 2008



The SST's modular structure allows flexible simulation

The SST was developed to explore systems with novel processors, memories, interconnects and programming models. Novel Architectures require novel hardware **and** software


Open Source: <http://www.sandia.gov/SST/>

SST Features

- Modular, component-based design
- Multiple architectural models
- Multi-(processor|threaded|core) simulation

SST Structure

Input drivers (Front-Ends): execution or trace



Hybrid DES provides low-overhead

Routine	Simulated	Actual
PUT	0.486	0.592
complete()	0.196	0.154
message()	0.959	1.002
POST	0.477	0.442
message()	1.936	1.686

- **Model of Computation (Enkidu)**
 - **Component-based hybrid discrete event simulation (DES)**
 - ♦ Synchronous / timestep for component internals (analogous to clock)
 - ♦ DES between components
 - **Low Overhead (~57 instructions per component / cycle)**
- **Hardware component model**
 - Cycle-accurate
 - C++ behavioral model
 - Detail / performance tradeoffs
 - Several ongoing validation efforts

Several Projects

Architecture

CacheLine Gather (ICGL)

on. FU (Wisc./SNL)

Aggregates

Memory Ops

Execution analysis

Memory Footprint

Instruction Usage

Work/MPI

Tradeoffs



Acceleration

Programming Models


Compiler work (SNL/Rice)

UNIX (LSU/SNL)(FastOS)



Transactional Memory (ORNL)






Inter CacheLine
Scatter/Gather
Microarchitecture



Instruction Mix & Usage for



- Problem: Message rate determines effective bandwidth
- SST Analysis: MPI matching limits performance
- Solution: Accelerate list management with hardware
- SST Simulation
 - Hardware
 - Implement NIC/Router based RedStorm SeaStar
 - Implement List Manager, Arbitrated Match Unit, integrate with MPI
 - “Translated” from FPGA
 - Validate against FPGA & Router
 - Software
 - Create baseline offload MPI
 - Modify MPI to use accelerated
- Impact: Collaboration w/ Intel
 - Intel licensing
 - Keith Underwood “on loan”



- Long MPI message queue increase effective latency dramatically
- Queue processor processes messages more quickly
- Queue processor more effective than conventional

**oleScalar & PTLSim (NY
hamton)**

pular

ventional processor only

Network, minimal memory model

g4 (Motorola), Tango (IBM)

gh accuracy

proprietary

ngle model processor only

MicroLib (Various)

ry detailed

ne grained

ow execution and development

ne

cs / GEMS (Wisc.)

t suited to network study

- **LANL/PAL**

- **Excellent for scaling, network topology studies**

- **Requires run on existing processes**

- **Can't explore hypothetical processor memory hierarchies**

- **Srinivasan/Cook Monte Carlo (**

- **Extremely fast, accurate**

- **In-order processors only**

- **SST focuses on...**

- **"Best of Breed" (don't reinvent)**

- **HPC (Network, software stack, ap**

- **Parallel (in progress)**

- **Abstracted SW/HW interface**

ability: Porting / Support / Documentation

Components

Improved DRAM Model (Jacob/U. Maryland)

Improved processor model (PTLSim)

Parallel execution

MPI extensions to Enkidu

1000s of simulated nodes on 100s of real nodes

already have GTech parallel prototype


Parallel DES simplified because of limited communication patterns

Allows use of conservative distance-based optimization


Scale: Tradeoff between precision and speed

utilize Mantevo models

Simulation



Parallel SST Architecture



Multiscale SST Parameters

Architecture

Peer-reviewed Papers

Technical Advance

Upnow, A. Rodrigues, K. Underwood, and K. Compton. *Scientific Applications vs. SPARC: A Comparison of Program Behavior*. In ICS '06, pages 66–74, New York, NY, USA, 2006.

Performance analysis

Murphy, A. Rodrigues, P. Kogge, and K. Underwood. *The Implications of Working Set Size on Supercomputing Memory Hierarchy Design*. In International Conference on Supercomputing, pages 20–22, 2005.

Improved understanding of MPI, memory use, instruction use, and application performance

Network/MPI

Technical Advances (2 patents, 4 provisional)

Peer-reviewed Papers

Funding for IAA Network Project

Collaboration with Intel

Processing-in-Memory

Peer-reviewed Papers

Collaboration with Rice University

Funding for IAA Memory Project

Rodrigues. *Programming Future Architectures: Dusty Decks, Memory Walls, and the State of the Art*. Ph.D. Dissertation, University of Notre Dame, 2006.

