skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Die singulation method

Patent ·
OSTI ID:1084249

A method is disclosed for singulating die from a semiconductor substrate (e.g. a semiconductor-on-insulator substrate or a bulk silicon substrate) containing an oxide layer (e.g. silicon dioxide or a silicate glass) and one or more semiconductor layers (e.g. monocrystalline or polycrystalline silicon) located above the oxide layer. The method etches trenches through the substrate and through each semiconductor layer about the die being singulated, with the trenches being offset from each other around at least a part of the die so that the oxide layer between the trenches holds the substrate and die together. The trenches can be anisotropically etched using a Deep Reactive Ion Etching (DRIE) process. After the trenches are etched, the oxide layer between the trenches can be etched away with an HF etchant to singulate the die. A release fixture can be located near one side of the substrate to receive the singulated die.

Research Organization:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC04-94AL85000
Assignee:
Sandia Corporation (Albuquerque, NM)
Patent Number(s):
8,461,023
Application Number:
12/758,838
OSTI ID:
1084249
Country of Publication:
United States
Language:
English

References (10)

Method for detaching chips from a wafer patent January 1997
Methods relating to singulating semiconductor wafers and wafer scale assemblies patent-application April 2006
Method for precision integrated circuit die singulation using differential etch rates patent February 2008
Ultra-thin die and method of fabricating same patent March 2009
Advanced Dicing Technology for Semiconductor Wafer—Stealth Dicing journal January 2007
Die singulation using deep silicon etching patent August 2004
Semiconductor die singulation method patent August 2010
Method of anisotropically etching silicon patent March 1996
Method for chip singulation patent July 2009
Low defect method for die singulation and for structural support for handling thin film devices patent June 2003