

**IRPS 2013**

# **Influence of Barrier Design on Current Collapse in High Voltage AlGaIn/GaN HEMTs**

**S. DasGupta<sup>1</sup>, L. Biedermann<sup>1</sup>, M. Sun<sup>2</sup>, R. J. Kaplar<sup>1</sup>,  
M. J. Marinella<sup>1</sup>, K. R. Zavadil<sup>1</sup>, S. Atcitty<sup>1</sup> and T.  
Palacios<sup>2</sup>**

**<sup>1</sup>Sandia National Laboratories, Albuquerque, NM  
USA,**

**<sup>2</sup>Massachusetts Institute of Technology, MA, USA**


# Purpose

- **Considerable consensus regarding dominant defect  $E_a$  in AlGaN/GaN systems (defect with  $E_a \sim 0.6$  eV)**
- **Less agreement on location of defect (GaN buffer, bulk AlGaN, AlGaN/GaN interface or AlGaN surface).**
- **What determines dominant trapping location ?**
- **Are all defects equally relevant to HEMT operation ?**

# Outline

- **Introduction**
- **Two Different Epitaxial Structures**
- **Current Collapse vs Surface Potential Measurements**
- **Determination of Charge Trapping Location from Current Collapse, Surface Potential Measurements and TCAD**
- **Relating Results to Design and Electric Fields during Device Operation**
- **Summary**

# Introduction: Simultaneous Surface Potential and $I_d$ Recovery Transient Measurements



SP recovery post-stress measured using Kelvin Probe Force Microscopy (KPFM)

$I_d$  recovery transients measured simultaneously



Charge trapping location evaluated using device simulations *simultaneously* satisfying SP measurements and  $I_d$

# Device A vs Device B

Device type	AlGaN Barrier	GaN Buffer	Passivation
A	50 nm $\text{Al}_{0.15}\text{Ga}_{0.85}\text{N}$	Carbon doped	ALD deposited $\text{Al}_2\text{O}_3/\text{SiO}_2/\text{Al}_2\text{O}_3$
B	20 nm $\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}$	Undoped	None




**Device A:**  
Expect *bulk* trapping

**Device B:**  
Expect *surface* trapping



The ALD  
 $\text{Al}_2\text{O}_3/\text{SiO}_2/\text{Al}_2\text{O}_3$   
passivation stack  
is very effective  
in reducing  
current collapse.


# Correlated $I_d$ Collapse vs Surface Potential Shifts



Device A: *Large* change in surface potential near the gate edge  
 Device B: *Negligible* change in surface potential throughout the drain extension


*Results inconsistent with expectations based on buffer doping and surface passivation*

# Trapping Under Gate vs. Trapping in the Access Region



- No  $\Delta V_{th}$  in Device B at all.
- Small  $\Delta V_{th}$  of  $\sim 0.3$  V in Device A.
- At detrapping bias ( $V_{ds} = 1$  V,  $V_{gs} = 0$ ),  $g_m$  of both devices is negligible ( $< 1$  mS/mm).
- For  $\Delta V_{th} = 0.3$  V,  $\Delta I_d$  less than 5% of the total  $\Delta I_d$  post-stress.
- Most of the  $I_d$  (at the bias under which detrapping transients are recorded) comes from access region trapping.


# Current Collapse Simulations - I




$I_d$  collapse simulated using sheet of charge with variable density at a) GaN bulk, b) AlGaN/GaN interface, c), d) AlGaN bulk and e) AlGaN surface.

**Closer to Channel – More  $I_d$  collapse**

# Current Collapse Simulations - II




- Closer the trapped charge to AlGaN surface, greater the change in SP, smaller the  $I_d$  collapse





- Conversely, charge trapping closer to AlGaN/GaN interface  $\rightarrow I_d$  collapse large and change in surface potential small

# Comparison between $I_d$ collapse and $\Delta SP$ – Device A - I




- For all cases,  $I_{d,post-stress}$  completely pinched-off significantly before  $\Delta SP > 1$  V.
- Further increase in  $\Delta SP$  requires higher  $D_{tr}$  (reduces  $I_d$  even further).


# Comparison between $I_d$ collapse and $\Delta SP$ – Device A - II



- In Device A,  $\Delta SP$  ( $\sim 3$  V) and high  $I_{d,post-stress}$  ( $\sim 0.75 I_{d,pre-stress}$ ), **cannot be simultaneously satisfied with any density or lateral extent of trapping in GaN buffer or at the AlGaIn/GaN interface**
- Trapping must be in from AlGaIn traps.




# Comparison between $I_d$ collapse and $\Delta SP$ – Device B - I



- For all cases,  $\Delta SP$  much more than the experimentally observed 0.25 V,  $I_d$  collapse < 5% ( $I_{d,pre-stress}/I_{d,post-stress} > 0.95$ ).
- $\Delta SP \sim 0.25$  V  $\rightarrow$  further lowering  $D_{tr}$ , tends to almost eliminate any  $I_d$  collapse.


# Comparison between $I_d$ collapse and $\Delta SP$ – Device B - II




For all lateral variation of trapping locations, it is impossible to reach experimental  $I_{d,post-stress}$  (only  $0.5 I_{d,pre-stress}$ ) with very low  $\Delta SP \sim 0.25 V$

- **Trapping in Device B**  
→ negligible surface component
- Must be mostly near the AlGaIn/GaN interface

*Results inconsistent with expectations based on buffer doping and surface passivation*



# Trapping Dependence on Electric Field




- In OFF-state, trapping in AlGaN surface states or bulk states (electrons injected from gate metal).

- If electric field is high normal to AlGaN/GaN interface, injected electrons are hot


Can reach channel access region without getting trapped in the AlGaN bulk.

# Y-Electric Field: Device A vs Device B




- Much higher e-field in Device B in y-direction than in thick-barrier Device A
- Higher energies for electrons injected from gate
- Absence of significant surface potential shift for unpassivated Device B → thin AlGaN barrier and higher gate edge e-field responsible for electrons being transported through barrier layer without being trapped.

# Trapping in Device B




*If* electrons injected from gate in Device B mostly reach channel, trapping should be similar to ON-state trapping.

ON-state trapping in Device A indeed similar to OFF-state trapping in Device B




# Device A: AlGaN Bulk or Surface Trapping?



Device B  $\rightarrow$  higher  $I_g$  than Device A.  
Dearth of surface trapping in Device B, (than Device A), not explained by absence of carriers injected from gate.

- Surface e-field in horizontal direction very similar for Device B and Device A.
- Higher  $I_g$  and surface e-field in Device B (similar to Device A) inconsistent with surface charge trapping being the predominant trapping component in Device A. Near interface trapping in Device A more likely due to bulk AlGaN traps.

# Effect of Passivation: Surface States vs AlGaN bulk traps



- Elimination of charge trapping by surface passivation usually attributed to actual elimination of surface states
- Strong increase in gate edge field post passivation (surface charge elimination)
- Improvement in  $I_d$  collapse post-passivation might be due to reduced trapping in bulk AlGaN states due to increased vertical e-fields.

# High $V_{BD}$ vs. Reduced $I_d$ collapse

- Total gate edge field  $\rightarrow (E_x^2 + E_y^2)^{1/2}$
- For high  $V_{BD}$ , *low* ( $E_y/E_x$ ) intended ( $E_x$  can be maximized to support blocking voltages)
- Low ( $E_y/E_x$ ) seems to increase  $I_d$  collapse
- Balanced design might be more critical for power than for RF.

# Conclusions

- **Simultaneous KFM and  $I_d$  transient measurements strongly suggest that:**
  - **Location of charge trapping affected more by design of device and e-field profile than by actual trap distribution resulting from a given passivation or doping scheme**
  - **Dominant component of  $I_d$  collapse in devices with thick AlGaN barrier comes from AlGaN traps.**
  - **Careful design optimization important for balancing between high  $V_{BD}$  and low  $I_d$  collapse.**

Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-AC0494AL85000. This work was performed under funding from the GIGA program managed by Dr. Mike Soboroff of the DOE Office of Electricity Delivery and Energy Reliability.