skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Port Card Moduel

Technical Report ·
DOI:https://doi.org/10.2172/1032133· OSTI ID:1032133

The Port Card will be one link in the data acquisition system for the D0 Silicon Vertex Detector. This system consists of the following parts, starting at the detector: Silicon strip detectors are mounted in a spaceframe and wire-bonded to custom bare-die integrated circuits (SVX-II chips) that digitize the charge collected by the strips. The 128-channel chips are mounted on a High-Density Interconnect (HDI) that consists of a small flex circuit that routes control signals and eight data bits for each of three to ten chips onto a common data bus. A cable then routes this bus approximately thirty feet out from the detector to the Port Card. The Port Card houses a commercial chipset that serializes the data in real time and converts the signal into laser light impulses that are then transmitted through a multi-mode optical fiber about 150 feet to a Silicon Acquisition & Readout board (SAR). Here, the data is transformed back to parallel electrical signals that are stored in one of several banks of FIFO memories. The FIFOs place their data onto the VME backplane to a VME Buffer Driver (VBD) which stores the event data in buffers for eventual readout over a thirty-two signal ribbon cable to the Level Two Computers and subsequent tape storage. Control and sequencing of the whole operation starts with the Silicon Acquisition/Readout Controller (SARC) working in tandem with the D0 Clock System. The SARC resides in the same VME crate as the SARs, and transforms signals from the Trigger System into control codes distributed to the various Port Cards via optical fibers operating at 53 Mb/s. It is through these control codes that data taking operations such as data-acquisition, digitization, readout, and various resets can be carried out. The Port Card receives the control codes and manipulates the SVX-II chips in the proper way to effect proper data taking. There will be a total of about 700,000 channels, which translates into about 5580 SVX-II chips, 66 to 100 Port Cards, 66 to 100 SARs, and four to eight SARCs.

Research Organization:
Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
Sponsoring Organization:
USDOE Office of Science (SC)
DOE Contract Number:
AC02-07CH11359
OSTI ID:
1032133
Report Number(s):
FERMILAB-D0-EN-393; TRN: US1200498
Country of Publication:
United States
Language:
English

Similar Records

Test stand for the silicon vertex detector of the Collider Detector Facility
Journal Article · Sat Jun 01 00:00:00 EDT 1996 · IEEE Transactions on Nuclear Science · OSTI ID:1032133

SVX Sequencer Board
Technical Report · Wed Nov 19 00:00:00 EST 1997 · OSTI ID:1032133

CDF Run IIb silicon: Stave design and testing
Conference · Fri Nov 07 00:00:00 EST 2003 · OSTI ID:1032133