



Fermi National Accelerator Laboratory

Conf-911106--49

FNAL/C--91/314

DE92 004806

14

Performance and System Flexibility of the CDF Hardware Event Builder

T. Shaw and K. Schurecht

*Fermi National Accelerator Laboratory
P.O. Box 500, Batavia, Illinois 60510*

DEC 20 1991

P. Sinervo

*University of Toronto, Dept. of Physics
60 St. George, Toronto, ON, Canada M5S 1A7*

DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

November 1991

* Presented at the *IEEE Nuclear Science Symposium*, Santa Fe, New Mexico, November 2-9, 1991.

MASTER

DISTRIBUTION OF THIS DOCUMENT IS UNLIMITED



Operated by Universities Research Association Inc. under Contract No. DE-AC02-76CHO3000 with the United States Department of Energy

The maximum event processing rate of the Event Builder is defined as the rate at which the overall data acquisition system contributes no more than 5% overall deadtime (deadtime is accrued when all scanner buffers contain event data waiting to be read out.) The expected event size for the CDF detector is 180 kilobytes. Simulation results have predicted that a maximum event rate of 35 Hz will be achieved

valuable bandwidth on Fastbus. The bus physically consists of two 50 conductor cables which attach to the front panels of the Event Builder boards. Electrically, it uses RS-485 transceivers and supports up to 15 system boards.

THE CRATE CONTROLLER

The Crate Controller acts as the "traffic cop" for the Event Builder System. Only one Crate Controller is required in the Event Builder system. All communication between the Event Builder and the Buffer Manager is done through the Crate Controller. The Crate Controller is also the internal bookkeeper for the Event Builder. It keeps track of which of its internal buffers or "engines" are free, reformatting, or ready to be written out to Level 3. The Crate Controller also controls the writing of data to Level 3.

The Crate Controller has both Fastbus master and slave capabilities on the Fastbus crate segment. Its Fastbus interface is implemented as a coprocessor [7] to the MC68020. A microsequencer operating with an 88 bit field controls the actual gating of the Fastbus signals. A block diagram of the Crate Controller is found in Figure 3.




Fig. 2 Proposed CDF Event Builder Configuration

This paper will discuss the board and system level architecture, possible system configurations and performance of the Event Builder, and outline how we chose the system configuration best suited for CDF's application. The CDF terms of Buffer Manager and Level 3 will be used to help describe the Event Builder system, but, these terms really imply the need for some central task manager (Buffer Manager) and destination buffer (Level 3) for use with a generic data acquisition network.

EVENT BUILDER MODULES

The Event Builder consists of three different types of modules: a Crate Controller, a Cable Controller and a Reformatter. The Controller boards were based on the Aleph Event Builder, but their design was adapted to CDF's specific needs. The Reformatter board was essentially a new design.

All boards are based on Motorola's 68020 processor and run a version of Motorola's monitor software. Each of the Event Builder boards has 512 kilobytes of static RAM and 512 kilobytes of PROM. The modules also feature two RS-232 ports through which downloading and communication are possible.

A Front Panel bus was designed so that the boards could communicate among themselves without tying up




Fig. 3 Crate Controller Block Diagram

THE CDF EVENT BUILDER CONFIGURATION

THE ORIGINAL CDF CONFIGURATION

The original CDF configuration was a five board system which had one Crate Controller, two Cable Controllers and two Reformatters. Its throughput during the last CDF run was 4-7 Hz into Level 3, as documented in a previous paper [8]. Many of the possible board level, system level and software improvements which were described in that paper such as doubling the Front Panel Bus bandwidth, adding a second DMA table to the Reformatter, adding pipeline transfer capability, and improving the DMA mechanism were implemented in the new generation of Event Builder Boards that we are using now. However, it was anticipated that the original configuration would still be limited by an Event rate of 15-18 Hz. Since we wanted to squeeze the maximum performance out of the system, we began to investigate other possible system configurations.

CDF SYSTEM STUDIES AND PROPOSED CONFIGURATION

In order to determine the best system for CDF's application we began doing extensive timing measurements on an existing five board system. We also developed a Verilog behavioral model of the CDF data acquisition system. Detailed information about the form and results of this simulation is discussed in another paper being presented at this conference [9]. The simulation work was aided by the fact that we were able to measure the behavior of the components of the system. We found that the simulations accurately predicted the behavior of the five board system, and subsequently a nine board system. We therefore felt confident to let it analyze other configurations and began to be able to see the results of certain tradeoffs. For example, did it make sense to add more Reformatters to the cable segments or were the additional buffering they provided used so infrequently that the overhead in the Crate Controller for keeping track of them did not make it warranted?

Some of the timing parameters that form the input to the simulation are:

Reading Scanners - Pull Time

- ~2 ms in preparing for the read
- ~200 us setup per scanner to be read
- ~350 ns per word read

Reformatting of data

- ~5 ms overhead
- ~500 us per YBOS Bank built
- ~100 us per DMA pointer (1 pointer per component block in scanners)

Writing to Level 3 - Push Time

- ~4 ms preparing push
- ~2 ms overhead during push
- ~270 ns per word written

In addition, five to ten milliseconds are spent waiting for various messages for the buffer manager.

One of the first decisions to be made was to distribute the front-end scanners on four cable segments instead of the original two. Factors that influenced this distribution were the fact that certain data banks could not be split between cable segments and that the large overhead for reading out each scanner had to be factored in with the amount of data expected. In the initial system, the scanners were distributed based on the amount of data alone, which led to very unbalanced readout times on the two cable segments. A fairly balanced set of pull times was arrived at by taking these factors into account.

From that point, we decided to focus on four possible systems and use Verilog results as well as system tests to determine the best solution. Systems under study included a nine board system, shown in figure 2. The nine board system was now our minimum choice since there were now four cable segments to be read out. Also studied was a thirteen board system which would include an additional Reformatter on each Fastbus cable segment. The final question which we asked the simulator to resolve was whether or not it made sense to run two Event Builder systems with the Buffer Manager distributing events between them. The results of the simulations are reported below.


1 Event Builder 9 Board System	21 Hz
1 Event Builder 13 Board System	27 Hz
2 Event Builder 9 Board Systems	35 Hz
2 Event Builder 13 Board Systems	35 Hz

It was discovered that at 35 Hz, the Buffer Manager begins to be the bottleneck of the system. Therefore, a decision was made that the best solution for CDF was to run two 9 board Event Builder systems. Figure 5 illustrates how the connections to the scanners and Level 3 look to the Event Builder.

CONCLUSIONS

The Event Builder is a configurable system capable of reading data from front-end scanners which are distributed among one to four Fastbus cable segments and which writes formatted data out onto the Fastbus crate segment. A minimum system would include three boards, one Crate Controller, one Cable Controller and one Reformatter. Up to fifteen boards may be present in a system, which would have one Crate Controller, from one to four Cable Controllers and at least one Reformatter per Cable Controller.

System studies for the currently implemented data acquisition system at CDF have indicated that a 35 Hz throughput rate should be possible by running two nine board Event Builder systems. These systems have been installed and will be used in the upcoming CDF data run in 1992.



[9] K. Schurecht, et al, "A Verilog Simulation of the CDF DAQ System", paper submitted to this symposium.

Fig. 5 Two Parallel Nine Board Event Builder Systems

REFERENCES

- [1] A. W. Booth, M. Bowden and H. Gonzalez, "Specification for a Hardware Event Builder", CDF Note 452, Fermilab.
- [2] C. Day, "Buffer Manager Software Design", CDF Note 326, Fermilab.
- [3] P. K. Sinervo, et al, "Fast Data Acquisition with the CDF Event Builder", IEEE Transactions on Nuclear Science, Vol 36, No. 1, February 1989.
- [4] J. T. Carroll, "YBOS Scanner Bank Format", CDF Note 264, Fermilab.
- [5] D. Quarrie, et al, "CDF Event Structure", CDF Note 152, Fermilab.
- [6] T. M. Shaw, "Hardware Description of the Controller Board", Event Builder Technical Note EVB/H/1, Fermilab.
- [7] T. M. Shaw, "The Coprocessor Interface in the CDF Event Builder Technical Note EVB/H/4, Fermilab.
- [8] T. M. Shaw, et al, "Architecture and Development of the CDF Hardware Event Builder", IEEE Transactions on Nuclear Science, Vol. 36, No. 1, February 1989.

END

**DATE
FILMED**

2 / 05 / 92

