skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Design methodology: edgeless 3D ASICs with complex in-pixel processing for pixel detectors

Conference · · Proc.SPIE Int.Soc.Opt.Eng.
DOI:https://doi.org/10.1117/12.2188153· OSTI ID:1250768

The design methodology for the development of 3D integrated edgeless pixel detectors with in-pixel processing using Electronic Design Automation (EDA) tools is presented. A large area 3 tier 3D detector with one sensor layer and two ASIC layers containing one analog and one digital tier, is built for x-ray photon time of arrival measurement and imaging. A full custom analog pixel is 65μm x 65μm. It is connected to a sensor pixel of the same size on one side, and on the other side it has approximately 40 connections to the digital pixel. A 32 x 32 edgeless array without any peripheral functional blocks constitutes a sub-chip. The sub-chip is an indivisible unit, which is further arranged in a 6 x 6 array to create the entire 1.248cm x 1.248cm ASIC. Each chip has 720 bump-bond I/O connections, on the back of the digital tier to the ceramic PCB. All the analog tier power and biasing is conveyed through the digital tier from the PCB. The assembly has no peripheral functional blocks, and hence the active area extends to the edge of the detector. This was achieved by using a few flavors of almost identical analog pixels (minimal variation in layout) to allow for peripheral biasing blocks to be placed within pixels. The 1024 pixels within a digital sub-chip array have a variety of full custom, semi-custom and automated timing driven functional blocks placed together. The methodology uses a modified mixed-mode on-top digital implementation flow to not only harness the tool efficiency for timing and floor-planning but also to maintain designer control over compact parasitically aware layout. The methodology uses the Cadence design platform, however it is not limited to this tool.

Research Organization:
Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
Sponsoring Organization:
USDOE Office of Science (SC), High Energy Physics (HEP)
DOE Contract Number:
AC02-07CH11359
OSTI ID:
1250768
Report Number(s):
FERMILAB-CONF-15-313-PPD; 1413069
Journal Information:
Proc.SPIE Int.Soc.Opt.Eng., Vol. 9555; Conference: SPIE Conference on Optics and Photonics, San Diego, CA, 08/09-08/13/2015
Country of Publication:
United States
Language:
English

Similar Records

Vertically Integrated Edgeless Photon Imaging Camera
Conference · Sun Jan 01 00:00:00 EST 2017 · OSTI ID:1250768

Design Methodology: ASICs with complex in-pixel processing for Pixel Detectors
Conference · Fri Oct 31 00:00:00 EDT 2014 · OSTI ID:1250768

Modeling and Analysis of Hybrid Pixel Detector Deficiencies for Scientific Applications
Conference · Fri Aug 28 00:00:00 EDT 2015 · Proc.SPIE Int.Soc.Opt.Eng. · OSTI ID:1250768