Characterization of Silicon Detector Readout Electronics
- Purdue U.
Configuration and calibration of the front-end electronics typical of many silicon detector configurations were investigated in a lab activity based on a pair of strip sensors interfaced with FSSR2 read-out chips and an FPGA. This simple hardware configuration, originally developed for a telescope at the Fermilab Test Beam Facility, was used to measure thresholds and noise on individual readout channels and to study the influence that different configurations of the front-end electronics had on the observed levels of noise in the system. An understanding of the calibration and operation of this small detector system provided an opportunity to explore the architecture of larger systems such as those currently in use at LHC experiments.
- Research Organization:
- Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
- Sponsoring Organization:
- USDOE Office of Science (SC), High Energy Physics (HEP)
- DOE Contract Number:
- AC02-07CH11359
- OSTI ID:
- 1249529
- Report Number(s):
- FERMILAB-CONF-15-207-E; 1387425
- Journal Information:
- JINST, Vol. 10, Issue 07; Conference: 2nd International Summer School on INtelligent Signal Processing for FrontIEr Research and Industry, Paris, France, 07/15-07/25/2014
- Country of Publication:
- United States
- Language:
- English
Similar Records
Design and prototyping of the front end readout system for the CDF silicon vertex detector
SAMPA Based Streaming Readout Data Acquisition Prototype