Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer

Blocksome, Michael A

Title: Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer

Patent · Tue Feb 17 00:00:00 EST 2015

OSTI ID:1170375

Blocksome, Michael A

Methods, apparatus, and products are disclosed for self-pacing DMA data transfer operations for nodes in a parallel computer that include: transferring, by an origin DMA on an origin node, a RTS message to a target node, the RTS message specifying an message on the origin node for transfer to the target node; receiving, in an origin injection FIFO for the origin DMA from a target DMA on the target node in response to transferring the RTS message, a target RGET descriptor followed by a DMA transfer operation descriptor, the DMA descriptor for transmitting a message portion to the target node, the target RGET descriptor specifying an origin RGET descriptor on the origin node that specifies an additional DMA descriptor for transmitting an additional message portion to the target node; processing, by the origin DMA, the target RGET descriptor; and processing, by the origin DMA, the DMA transfer operation descriptor.

View Patent

Cite

Export

Save

Research Organization:: International Business Machines Corp., Armonk, NY (United States)

Sponsoring Organization:: USDOE

DOE Contract Number:: B554331

Assignee:: International Business Machines Corporation (Armonk, NY)

Patent Number(s):: 8,959,172

Application Number:: 11/829,339

OSTI ID:: 1170375

Country of Publication:: United States

Language:: English

References (87)

I/O control system using buffer full/empty and zero words signals to control DMA read/write commands Sera, Akihiro; Goukon, Kazuhiko; Shibata, Yuji https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/4933840 US Patent Document 4,933,840	patent	June 1990
Network communications adapter with dual interleaved memory banks servicing multiple processors Humphrey, Donald J.; Hughes, James P.; Peterson, Wayne A. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/4933846 US Patent Document 4,933,846	patent	June 1990
Congestion free packet network Golestani, S. Jamaloddin https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5050162 US Patent Document 5,050,162	patent	September 1991
Bulk-synchronous parallel computer Valiant, Leslie G. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5083265 US Patent Document 5,083,265	patent	January 1992
Memory management system and method for network controller Firoozmand, Farzin https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5136582 US Patent Document 5,136,582	patent	August 1992
Arrangement of DMA, interrupt and timer functions to implement symmetrical processing in a multiprocessor computer system Culley, Paul R.; Landry, John A.; Mayer, Dale J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5437042 US Patent Document 5,437,042	patent	July 1995
Inter-processor communication system in which messages are stored at locations specified by the sender Wilkes, Andrew J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5448698 US Patent Document 5,448,698	patent	September 1995
Message passing system for distributed shared memory multiprocessor system and message passing method using the same Yamada, Shigeki; Maruyama, Katsumi; Kubota, Minoru https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5617537 US Patent Document 5,617,537	patent	April 1997
Expedited message transfer in a multi-nodal data processing system Brady, James T.; Finney, Damon W.; Nowlen, David R. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5630059 US Patent Document 5,630,059	patent	May 1997
Static routing system Hashimoto, Akira; Tamiya, Hirokazu https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5680116 US Patent Document 5,680,116	patent	October 1997
Apparatus and method for packetizing and segmenting MPEG packets Gaytan, Andre J.; Gentry, Denny; Oskouy, Rasoul Mirzazadeh https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5689509 US Patent Document 5,689,509	patent	November 1997
Barrier and eureka synchronization architecture for multiprocessors Kessler, Richard E.; Oberlin, Steven M.; Thorson, Gregory Michael https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5721921 US Patent Document 5,721,921	patent	February 1998
Multimedia communication apparatus and methods Graziano, Michael J.; Hauris, Jon F.; Stanley, Daniel L. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5758075 US Patent Document 5,758,075	patent	May 1998
Parallel process scheduling method in a parallel computer and a processing apparatus for a parallel computer Ueno, Haruhiko https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5781775 US Patent Document 5,781,775	patent	July 1998
Message-passing multiprocessor system Moh, Sang Man; Shin, Sang Seok; Yoon, Suk Han https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5790530 US Patent Document 5,790,530	patent	August 1998
System and method for transmission rate control in a segmentation and reassembly (SAR) circuit under ATM protocol Miller, Michael J.; Murtaza, Bilal; Sun, Chih-Ping https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5796735 US Patent Document 5,796,735	patent	August 1998
Parallel I/O network file server architecture Row, Edward John; Boucher, Laurence B.; Pitts, William M. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5802366 US Patent Document 5,802,366	patent	September 1998
Parallel computer system with communications network for selecting computer nodes for barrier synchronization Horie, Takeshi; Nagatsuka, Masaaki; Kobayashi, Kenichi https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5928351 US Patent Document 5,928,351	patent	July 1999
Computer system data I/O by reference among I/O devices and multiple memory units Fishler, Leonard R.; Zargham, Bahman https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5954794 US Patent Document 5,954,794	patent	September 1999
Independent simultaneous queueing of message descriptors Benner, Alan F. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/5961659 US Patent Document 5,961,659	patent	October 1999
Signaling communication events in a computer network Bender, Carl A.; DiNicola, Paul D.; Gildea, Kevin J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6070189 US Patent Document 6,070,189	patent	May 2000
Multi-tasking adapter for parallel network applications Feeney, James William; Olnowich, Howard Thomas; Wilhelm, Jr., George William https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6072781 US Patent Document 6,072,781	patent	June 2000
Seralized race-free virtual barrier network Thorson, Greg; Passint, Randal S.; Scott, Steven L. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6085303 US Patent Document 6,085,303	patent	July 2000
I/O protocol for highly configurable multi-node processing system Muller, P. Keith; Chow, Kit M. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6105122 US Patent Document 6,105,122	patent	August 2000
System for providing transaction indivisibility in a transaction processing system upon recovery from a host processor failure by monitoring source message sequencing Hill, Michael J.; Cooper, Thomas P.; Konrad, Dennis R. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6161198 US Patent Document 6,161,198	patent	December 2000
System for parsing a packet for conformity with a predetermined protocol using mask and comparison values included in a parsing instruction Gentry, Jr., Denton E. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6356951 US Patent Document 6,356,951	patent	March 2002
Method and apparatus for write-back caching with minimal interrupts Chow, Kit M.; Muller, P. Keith; Meyer, Michael W. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6711632 US Patent Document 6,711,632	patent	March 2004
Method and apparatus for improving bus efficiency given an array of frames to transmit Connor, Patrick https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6735662 US Patent Document 6,735,662	patent	May 2004
Mechanism for completing messages in memory Dearth, Glenn A.; Webber, Thomas P.; Ward, Kenneth A. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6744765 US Patent Document 6,744,765	patent	June 2004
System and method for efficient data transfer management Dixon, Huey P.; El-Khoury, Roland; Hankins, Steve https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6754732 US Patent Document 6,754,732	patent	June 2004
Methods, system and article of manufacture for pre-fetching descriptors Webber, Thomas P. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6857030 US Patent Document 6,857,030	patent	February 2005
Method and apparatus for discarding data packets through the use of descriptors Achilles, Heather D.; Pearson, Terry; Gallo, Paul S. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6977894 US Patent Document 6,977,894	patent	December 2005
Descriptor-based load balancing Oner, Koray; Dion, Jeremy https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/6981074 US Patent Document 6,981,074	patent	December 2005
Apparatus and method for programmable memory access slot assignment Yu, Ching; Zhuang, Xiaohua; Erimli, Bahadir https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7031305 US Patent Document 7,031,305	patent	April 2006
Apparatus and method for responding to a interruption of a packet flow to a high level data link controller in a signal processing system Iyer, Ramesh; Nguyen, Henry; Smith, Patrick J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7054958 US Patent Document 7,054,958	patent	May 2006
Mechanisms for efficient message passing with copy avoidance in a distributed system using advanced network devices Blackmore, Robert S.; Gildea, Kevin J.; Govindaraju, Rama K. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7089289 US Patent Document 7,089,289	patent	August 2006
Buffer management technique for a hypertransport data path protocol Mitten, John W.; Riedle, Christopher G.; Barach, David Richard https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7111092 US Patent Document 7,111,092	patent	September 2006
Protocol agnostic web listener Firth, Richard L.; Nielsen, Henrik Frystyk; Olson, Lance https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7120916 US Patent Document 7,120,916	patent	October 2006
Tables with direct memory access descriptor lists for distributed direct memory access Ganapathy, Kumar; Kanapathippillai, Ruban; Shah, Saurin https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7155541 US Patent Document 7,155,541	patent	December 2006
Chaining direct memory access data transfer operations for compute nodes in a parallel computer Archer, Charles J.; Blocksome, Michael A. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7805546 US Patent Document 7,805,546	patent	September 2010
Low latency, high bandwidth data communications between compute nodes in a parallel computer Archer, Charles J.; Blocksome, Michael A.; Ratterman, Joseph D. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7827024 US Patent Document 7,827,024	patent	November 2010
Message communications of particular message types between compute nodes using DMA shadow buffers Blocksome, Michael A.; Parker, Jeffrey J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7836143 US Patent Document 7,836,143	patent	November 2010
Direct memory access transfer completion notification Archer, Charles J.; Blocksome, Michael A.; Parker, Jeffrey J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7890670 US Patent Document 7,890,670	patent	February 2011
Systems for distributing data over a computer network and methods for arranging nodes for distribution of data over a computer network O'Neal, Mike; Talton, John P. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8219659 US Patent Document 8,219,659	patent	July 2012
DMA controller and method for checking address of data to be transferred with DMA Shih, Chien-Yi https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20030233497 US Patent Application 10/443377; 20030233497	patent-application	December 2003
Controlling flow of data between data processing systems via a memory Biran, Giora; Sostheim, Tal https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040057380 US Patent Application 10/619988; 20040057380	patent-application	March 2004
Efficient implementation of a multidimensional fast fourier transform on a distributed-memory parallel multi-node computer Bhanot, Gyan V.; Chen, Dong; Gara, Alan G. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040078405 US Patent Application 10/468998; 20040078405	patent-application	April 2004
Method and apparatus for implementing packet work area accesses and buffer sharing Ganfield, Paul Allen https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20040218631 US Patent Application 10/427864; 20040218631	patent-application	November 2004
Direct memory access using memory descriptor list A Futral, William T.; Ni, Jie https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050033874 US Patent Application 10/635306; 20050033874	patent-application	February 2005
Exponential channelized timer Oner, Koray https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050078669 US Patent Application 10/684916; 20050078669	patent-application	April 2005
System and method for high performance message passing Chen, Weiyi; Dimitrov, Rossen P.; Skjellum, Anthony https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050091334 US Patent Application 10/953939; 20050091334	patent-application	April 2005
Method for performing DMA transfers with dynamic descriptor structure Lu, Ho-Keng; Chang, Chia-Ming; Lee, Tsai-Pao https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050114561 US Patent Application 10/720403; 20050114561	patent-application	May 2005
Lightweight input/output protocol Mohamed, Ahmed H.; Voellm, Anthony F. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050198113 US Patent Application 10/749959; 20050198113	patent-application	September 2005
Hardware filtering support for denial-of-service attacks Stacy, John Kenneth; Garner, Trevor; Hughes, Martin W. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20050213570 US Patent Application 10/811195; 20050213570	patent-application	September 2005
Failover mechanisms in RDMA operations Blackmore, Robert S.; Chang, Fu Chung; Chaudhary, Piyush https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060045005 US Patent Application 11/017574; 20060045005	patent-application	March 2006
Early interrupt notification in RDMA and in DMA operations Blackmore, Robert S.; Helmer, JR., Leonard W.; Heywood, Patricia E. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060045109 US Patent Application 11/017573; 20060045109	patent-application	March 2006
RDMA server (OSI) global TCE tables Blackmore, Robert S.; Chaudhary, Piyush; Goscinski, Jason E. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060047771 US Patent Application 11/017456; 20060047771	patent-application	March 2006
Interface internet protocol fragmentation of large broadcast packets in an environment with an unaccommodating maximum transfer unit Chang, Fu Chung; Chaudhary, Piyush; Doxtader, Jennifer M. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060056405 US Patent Application 10/981097; 20060056405	patent-application	March 2006
Remote direct memory access system and method Gildea, Kevin J.; Govindaraju, Rama K.; Grice, Donald G. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060075057 US Patent Application 10/929943; 20060075057	patent-application	April 2006
Memory-controller-embedded apparatus and procedure for achieving system-directed checkpointing without operating-system kernel support Stiffler, Jack J.; Burn, Donald D. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060150010 US Patent Application 11/301814; 20060150010	patent-application	July 2006
Host buffer queues Beckett, Jeffrey Scott; Duckman, David James; Nicolson, IV, Alexander https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060161733 US Patent Application 11/039446; 20060161733	patent-application	July 2006
Concurrency technique for shared objects Martin, Paul A.; Detlefs, David L.; Garthwaite, Alexander T. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060161737 US Patent Application 11/384627; 20060161737	patent-application	July 2006
Data transfer system and data transfer method Yoda, Hitoshi; Utsumi, Hiroyuki https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060190640 US Patent Application 11/168348; 20060190640	patent-application	August 2006
DMA engine for protocol processing Alexander, Thomas; Quattromani, Marc Alan; Rekow, Alexander https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060206635 US Patent Application 11/373858; 20060206635	patent-application	September 2006
Method and system for configuring a timer Sherwin, JR., Bruce J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060218429 US Patent Application 11/089957; 20060218429	patent-application	September 2006
Apparatus and method for packet transmission over a high speed network supporting remote direct memory access operations Hausauer, Brian S.; Gross, Tristan T.; Keels, Kenneth G. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060230119 US Patent Application 11/315685; 20060230119	patent-application	October 2006
Virtualization for device sharing Torudbakken, Ola; Johnsen, Bjorn Dag https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20060253619 US Patent Application 11/291264; 20060253619	patent-application	November 2006
Third party node initiated remote direct memory access Banikazemi, Mohammad; Liu, Jiuxing https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070041383 US Patent Application 11/099842; 20070041383	patent-application	February 2007
Apparatus and method for stateless CRC calculation Keels, Kenneth G.; Hausauer, Brian S.; Makhervaks, Vadim G. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20070165672 US Patent Application 11/357449; 20070165672	patent-application	July 2007
Executing an Allgather Operation with an Alltoallv Operation in a Parallel Computer Archer, Charles J.; Heidelberger, Philip; Moreira, Jose Eduardo https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080022079 US Patent Application 11/459387; 20080022079	patent-application	January 2008
Packet transferring/transmitting method and mobile communication system Tomita, Tetsuo; Ikeda, Eiji; Kobayashi, Kazunari https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080101295 US Patent Application 12/003283; 20080101295	patent-application	May 2008
RDMA systems and methods for sending commands from a source node to a target node for local execution of commands at the target node Leonard, Judson S.; Stewart, Lawrence C.; Gingold, David https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080109573 US Patent Application 11/594443; 20080109573	patent-application	May 2008
Data Flow Control Within and Between DMA Channels Go, Dominic; Hayter, Mark D.; Kumar, Puneet https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080222317 US Patent Application 11/682051; 20080222317	patent-application	September 2008
Signaling Completion of a Message Transfer from an Origin Compute Node to a Target Compute Node Blocksome, Michael A.; Parker, Jeffrey J. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20080273543 US Patent Application 11/744319; 20080273543	patent-application	November 2008
Ultrascalable Petaflop Parallel Supercomputer Blumrich, Matthias A.; Chen, Dong; Chiu, George https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090006808 US Patent Document 11/768905; 20090006808	patent-application	January 2009
Low Latency, High Bandwidth Data Communications Between Compute Nodes in a Parallel Computer Blocksome, Michael A. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090019190 US Patent Application 11/776718; 20090019190	patent-application	January 2009
Repeating Direct Memory Access Data Transfer Operations for Compute Nodes in a Parallel Computer Archer, Charles J.; Blocksome, Michael A. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090031001 US Patent Application 11/829334; 20090031001	patent-application	January 2009
Self-Pacing Direct Memory Access Data Transfer Operations for Compute Nodes in a Parallel Computer Blocksome, Michael A. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090031002 US Patent Application 11/829339; 20090031002	patent-application	January 2009
Third Party, Broadcast, Multicast and Conditional RDMA Operations Chang, Fu Chung; Chaudhary, Piyush; Goscinski, Jason E. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090125604 US Patent Application 12/344766; 20090125604	patent-application	May 2009
External Memory Controller Node Furtek, Frederick Curtis; Master, Paul L. https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20090276582 US Patent Application 12/437299; 20090276582	patent-application	November 2009
Increasing Available FIFO Space to Prevent Messaging Queue Deadlocks in a DMA Environment Blocksome, Michael A.; Chen, Dong; Gooding, Thomas https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100082848 US Patent Application 12/241634; 20100082848	patent-application	April 2010
Scalable Interface for Connecting Multiple Computer Systems Which Performs Parallel MPI Header Matching Sugumar, Rabin A.; Huse, Lars Paul; Johnsen, Bjorn Dag https://doi.org/https://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/20100232448 US Patent Application 12/402804; 20100232448	patent-application	September 2010
The Blue Gene/L Supercomputer: A Hardware and Software Story Moreira, José E.; Salapura, Valentina; Almasi, George International Journal of Parallel Programming, Vol. 35, Issue 3, p. 181-206 https://doi.org/10.1007/s10766-007-0037-2	journal	May 2007
An analysis of NIC resource usage for offloading MPI Brightwell, R.; Underwood, K. D. 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings. https://doi.org/10.1109/IPDPS.2004.1303192	conference	January 2004
The impact of MPI queue usage on message latency Underwood, K. D.; Brightwell, R. International Conference on Parallel Processing, 2004. ICPP 2004. https://doi.org/10.1109/ICPP.2004.1327915	conference	January 2004
A Hardware Acceleration Unit for MPI Queue Processing Underwood, K. D.; Hemmert, K. S.; Rodrigues, A. 19th IEEE International Parallel and Distributed Processing Symposium https://doi.org/10.1109/IPDPS.2005.30	conference	January 2005
A network on chip architecture and design methodology Kumar, S.; Jantsch, A.; Soininen, J. -P. Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002 https://doi.org/10.1109/ISVLSI.2002.1016885	conference	January 2002

Similar Records

Chaining direct memory access data transfer operations for compute nodes in a parallel computer

Patent · Tue Sep 28 00:00:00 EDT 2010 · OSTI ID:1170375

Archer, Charles J; Blocksome, Michael A

Signaling completion of a message transfer from an origin compute node to a target compute node

Patent · Tue Feb 15 00:00:00 EST 2011 · OSTI ID:1170375

Blocksome, Michael A

Signaling completion of a message transfer from an origin compute node to a target compute node

Patent · Tue May 24 00:00:00 EDT 2011 · OSTI ID:1170375

Blocksome, Michael A; Parker, Jeffrey J

Related Subjects

97 MATHEMATICS AND COMPUTING

Title: Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer

Citation Formats

References (87)

Similar Records

Related Subjects