skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Decoding and optimized implementation of SECDED codes over GF(q)

Patent ·
OSTI ID:1163972

A plurality of columns for a check matrix that implements a distance d linear error correcting code are populated by providing a set of vectors from which to populate the columns, and applying to the set of vectors a filter operation that reduces the set by eliminating therefrom all vectors that would, if used to populate the columns, prevent the check matrix from satisfying a column-wise linear independence requirement associated with check matrices of distance d linear codes. One of the vectors from the reduced set may then be selected to populate one of the columns. The filtering and selecting repeats iteratively until either all of the columns are populated or the number of currently unpopulated columns exceeds the number of vectors in the reduced set. Columns for the check matrix may be processed to reduce the amount of logic needed to implement the check matrix in circuit logic.

Research Organization:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC04-94AL85000
Assignee:
Sandia Corporation (Albuquerque, NM)
Patent Number(s):
8,892,985
Application Number:
14/281,567
OSTI ID:
1163972
Resource Relation:
Patent File Date: 2014 May 19
Country of Publication:
United States
Language:
English

References (12)

Iterative decoding and equalizing method for high speed communications on multiple antenna channels during transmission and reception patent July 2010
Apparatus and method for encoding and decoding a low density parity check code with maximum error correction and error detection capability patent August 2010
QC-LDPC decoder with list-syndrome decoding patent February 2012
LDPC check matrix generation method, check matrix generator, and code retransmission method patent May 2012
System and method for digital communications with unbalanced codebooks patent December 2012
Check data encoding using parallel lane encoders patent February 2013
H-matrix for error correcting circuitry patent-application July 2005
Syndrome-Error Mapping Method for Decoding Linear and Cyclic Codes patent-application January 2009
Probabilistic Learning-Based Decoding of Communication Signals patent-application June 2011
Efficient Detection of Errors in Associative Memory patent-application May 2012
LDPC Code Family for Millimeter-Wave Band Communications in a Wireless Network patent-application September 2012
Error Correction Encoding Apparatus, Error Correction Decoding Apparatus, Nonvolatile Semiconductor Memory System, and Parity Check Matrix Generation Method patent-application February 2013