Study of SSIN (single-stage interconnection networks) parallel-processing interconnection networks. Final report, 1 October 1987-30 September 1988

Agrawal, D P

Title: Study of SSIN (single-stage interconnection networks) parallel-processing interconnection networks. Final report, 1 October 1987-30 September 1988

Full Record
Other Related Research

Abstract

The increase in dynamic average path length (DAPL) with network size is moderate while it is significantly less than log(2)N, the number of stages needed in a MIN. The best performance in the case of no fault and single fault, is obtained for the modified Omega and the Zeta SSINs.

Authors:: Agrawal, D P

Publication Date:: Mon Oct 31 00:00:00 EST 1988

Research Org.:: North Carolina State Univ., Raleigh (USA). Dept. of Electrical and Computer Engineering

OSTI Identifier:: 6211096

Report Number(s):: AD-A-202023/8/XAB

Resource Type:: Technical Report

Country of Publication:: United States

Language:: English

Subject:: 99 GENERAL AND MISCELLANEOUS//MATHEMATICS, COMPUTING, AND INFORMATION SCIENCE; COMPUTER NETWORKS; PARALLEL PROCESSING; ELECTRONIC CIRCUITS; FAULT TREE ANALYSIS; LENGTH; PROGRESS REPORT; DIMENSIONS; DOCUMENT TYPES; PROGRAMMING; SYSTEM FAILURE ANALYSIS; SYSTEMS ANALYSIS; 990210* - Supercomputers- (1987-1989)

Citation Formats


                    Agrawal, D P. Study of SSIN (single-stage interconnection networks) parallel-processing interconnection networks. Final report, 1 October 1987-30 September 1988.  United States: N. p., 1988. 
        Web.

Copy to clipboard


                    Agrawal, D P. Study of SSIN (single-stage interconnection networks) parallel-processing interconnection networks. Final report, 1 October 1987-30 September 1988.  United States.

Copy to clipboard


                    Agrawal, D P. 1988.  
        "Study of SSIN (single-stage interconnection networks) parallel-processing interconnection networks. Final report, 1 October 1987-30 September 1988".  United States.

Copy to clipboard


                    
@article{osti_6211096,

  title        = {Study of SSIN (single-stage interconnection networks) parallel-processing interconnection networks. Final report, 1 October 1987-30 September 1988},

  author       = {Agrawal, D P},

  abstractNote = {The increase in dynamic average path length (DAPL) with network size is moderate while it is significantly less than log(2)N, the number of stages needed in a MIN. The best performance in the case of no fault and single fault, is obtained for the modified Omega and the Zeta SSINs.},

  doi          = {},

  url          = {https://www.osti.gov/biblio/6211096},
  journal      = {},
number       = ,

  volume       = ,

  place        = {United States},

  year         = {Mon Oct 31 00:00:00 EST 1988},

  month        = {Mon Oct 31 00:00:00 EST 1988}

}

Copy to clipboard

Technical Report:

Other availability

Please see Document Availability for additional information on obtaining the full-text document. Library patrons may search WorldCat to identify libraries that may hold this item. Keep in mind that many technical reports are not cataloged in WorldCat.

Save / Share:

Export Metadata

Save to My Library

Similar records in OSTI.GOV collections:

Architecture and performance of processor-memory interconnection networks for MIMD shared memory parallel processing systems

Miscellaneous Liu, Yuesheng

In this thesis the author studies the interconnection networks and their switch architectures, the performance of different architectures, under the MIMD shared memory environment, using both simulation and analytical methods. The networks he studies are constructed with a basic building block, a switch element. Quite a few alternatives are proposed in designing the switch element. Naturally, different switch architectures given different performance. He studies the performance of different switches with both analytical methods and extensive simulations. He also proposes a multiple hand shaking signal switch architecture which gives the maximum performance. Various interconnection networks and interested issues related to themmore »« less
Distributed computing for signal processing: modeling of asynchronous parallel computation. Appendix C. Fault-tolerant interconnection networks and image-processing applications for the PASM parallel processing systems. Final report

Technical Report Adams, G

The demand for very-high-speed data processing coupled with falling hardware costs has made large-scale parallel and distributed computer systems both desirable and feasible. Two modes of parallel processing are single-instruction stream-multiple data stream (SIMD) and multiple instruction stream - multiple data stream (MIMD). PASM, a partitionable SIMD/MIMD system, is a reconfigurable multimicroprocessor system being designed for image processing and pattern recognition. An important component of these systems is the interconnection network, the mechanism for communication among the computation nodes and memories. Assuring high reliability for such complex systems is a significant task. Thus, a crucial practical aspect of an interconnectionmore »« less
Distributed computing for signal processing: modeling of asynchronous parallel computation. Appendix C. Fault-tolerant interconnection networks and image-processing applications for the PASM parallel processing systems. Final report

Technical Report Adams, G

The demand for very-high-speed data processing coupled with falling hardware costs has made large-scale parallel and distributed computer systems both desirable and feasible. Two modes of parallel processing are single-instruction stream-multiple data stream (SIMD) and multiple instruction stream - multiple data stream (MIMD). PASM, a partitionable SIMD/MIMD system, is a reconfigurable multimicroprocessor system being designed for image processing and pattern recognition. An important component of these systems is the interconnection network, the mechanism for communication among the computation nodes and memories. Assuring high reliability for such complex systems is a significant task. Thus, a crucial practical aspect of an interconnectionmore »« less
Modeling, simulation, and comparison of interconnection networks for parallel processing. Master's thesis

Technical Report Raines, R

This thesis extends existing modeling, analysis, and comparison of interconnection networks for parallel-processing systems. Simulation models are developed for the multistage cube network, the single-stage cube network (hypercube), and the Illiac IV mesh-type network. They are then used to provide a comparison of three classes of interconnection networks which, until now, has not been performed. These models are implemented using a commercially packaged simulation language provide for compact source code and ease of readability. The networks are modeled under a common set of operating assumptions and system environment. This allows for accurate comparisons of average network packet delays an memorymore »« less
Fault-tolerant single-stage interconnection networks

Journal Article Huang, C; Chen, W - IEEE Trans. Comput.; (United States)

Single-stage Beta interconnection networks have been proposed for connecting processing elements in multiprocessing systems. An efficient data routing strategy has been designed. Faulty switching elements in the network can be automatically diagnosed. Its fault-tolerant capability is achieved by allowing data to recirculate the network several more passes with the presence of faults. Two parameters are taken into account to evaluate the network, i.e., communication delay d and degree of fault tolerance k. It has been shown elsewhere that k + 1 less than or equal to d. The authors have derived a class of single-stage Beta networks which have beenmore »« less
https://doi.org/10.1109/TC.1987.1676951

Similar Records