Modeling of n-InAs metal oxide semiconductor capacitors with high-κ gate dielectric
- Department of Electrical and Information Technology, Lund University, Lund SE-221 00 (Sweden)
A qualitative analysis on capacitance-voltage and conductance data for high-κ/InAs capacitors is presented. Our measured data were evaluated with a full equivalent circuit model, including both majority and minority carriers, as well as interface and border traps, formulated for narrow band gap metal-oxide-semiconductor capacitors. By careful determination of interface trap densities, distribution of border traps across the oxide thickness, and taking into account the bulk semiconductor response, it is shown that the trap response has a strong effect on the measured capacitances. Due to the narrow bandgap of InAs, there can be a large surface concentration of electrons and holes even in depletion, so a full charge treatment is necessary.
- OSTI ID:
- 22402742
- Journal Information:
- Journal of Applied Physics, Vol. 116, Issue 21; Other Information: (c) 2014 AIP Publishing LLC; Country of input: International Atomic Energy Agency (IAEA); ISSN 0021-8979
- Country of Publication:
- United States
- Language:
- English
Similar Records
The influence of electron energy quantization in a space-charge region on the accumulation capacitance of InAs metal-oxide-semiconductor capacitors
High-resolution radiation detection using Ni/SiO 2 /n-4H-SiC vertical metal-oxide-semiconductor capacitor