Near memory data structure rearrangement
- Research Organization:
- Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC52-07NA27344
- OSTI ID:
- 1236123
- Report Number(s):
- LLNL-PROC-675466
- Resource Relation:
- Conference: Presented at: Memsys, Alexandria, VA, United States, Oct 06 - Oct 08, 2015
- Country of Publication:
- United States
- Language:
- English
A low cost, multithreaded processing-in-memory system
|
conference | January 2004 |
Data reorganization engines for the next generation of system-on-a-chip FPGAs
|
conference | January 2002 |
A Prototype Processing-In-Memory (PIM) Chip for the Data-Intensive Architecture (DIVA) System
|
journal | May 2005 |
Programming the FlexRAM parallel intelligent memory system
|
conference | January 2003 |
Processing in memory: the Terasys massively parallel PIM array
|
journal | April 1995 |
In-Memory Data Rearrangement for Irregular, Data-Intensive Computing
|
journal | August 2015 |
Active Memory Cube: A processing-in-memory architecture for exascale systems
|
journal | March 2015 |
A Logic-in-Memory Computer
|
journal | January 1970 |
Similar Records
Optimized Transactional Data Structure Approachto Concurrency Control for In-Memory Databases
Design Space Exploration of Near Memory Accelerators
Near Memory Key/Value Lookup Acceleration
Conference
·
Fri Aug 07 00:00:00 EDT 2020
·
OSTI ID:1236123
+1 more
Design Space Exploration of Near Memory Accelerators
Conference
·
Mon May 07 00:00:00 EDT 2018
·
OSTI ID:1236123
Near Memory Key/Value Lookup Acceleration
Conference
·
Fri May 05 00:00:00 EDT 2017
·
OSTI ID:1236123