skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Methodology for fast detection of false sharing in threaded scientific codes

Patent ·
OSTI ID:1164340
; ; ; ;

A profiling tool identifies a code region with a false sharing potential. A static analysis tool classifies variables and arrays in the identified code region. A mapping detection library correlates memory access instructions in the identified code region with variables and arrays in the identified code region while a processor is running the identified code region. The mapping detection library identifies one or more instructions at risk, in the identified code region, which are subject to an analysis by a false sharing detection library. A false sharing detection library performs a run-time analysis of the one or more instructions at risk while the processor is re-running the identified code region. The false sharing detection library determines, based on the performed run-time analysis, whether two different portions of the cache memory line are accessed by the generated binary code.

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,898,648
Application Number:
13/689,927
OSTI ID:
1164340
Country of Publication:
United States
Language:
English

References (18)

Validation checking of shared memory accesses patent June 1998
Method and system for reducing the computing overhead associated with thread local objects patent June 2004
Method and apparatus for autonomically moving cache entries to dedicated storage when false cache line sharing is detected patent September 2006
Memory access assignment for parallel processing architectures patent May 2012
Compiling code for parallel processing architectures based on control flow patent August 2012
Distributing parallelism for parallel processing architectures patent August 2012
Communication scheduling for parallel processing architectures patent October 2012
Efficient generation of SIMD code in presence of multi-threading and other false sharing conditions and in machines having memory protection support patent-application September 2007
System for and Method of Capturing Performance Characteristics Data From A Computer System and Modeling Target System Performance patent-application October 2008
Efficient Object Profiling for Optimizing Object Locality patent-application June 2009
Method and system for optimizing code for a multi-threaded application patent-application August 2011
Multi-Petascale Highly Efficient Parallel Supercomputer patent-application September 2011
Detecting and Optimizing False Sharing patent-application November 2011
Architecture-Aware Field Affinity Estimation patent-application December 2011
System and Method for Analyzing Dynamic Performance of Complex Applications patent-application November 2012
SHERIFF: precise detection and automatic mitigation of false sharing journal October 2011
Anywhere, any-time binary instrumentation conference January 2011
Gprof: A call graph execution profiler journal June 1982

Similar Records

Automated Cache Performance Analysis And Optimization
Technical Report · Mon Dec 23 00:00:00 EST 2013 · OSTI ID:1164340
Center for Technology for Advanced Scientific Componet Software (TASCS)
Technical Report · Sun Oct 31 00:00:00 EDT 2010 · OSTI ID:1164340
Conditional load and store in a shared memory
Patent · Tue Feb 03 00:00:00 EST 2015 · OSTI ID:1164340

Related Subjects

97 MATHEMATICS AND COMPUTING