skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Multiprocessor switch with selective pairing

Patent ·
OSTI ID:1126499
; ;

System, method and computer program product for a multiprocessing system to offer selective pairing of processor cores for increased processing reliability. A selective pairing facility is provided that selectively connects, i.e., pairs, multiple microprocessor or processor cores to provide one highly reliable thread (or thread group). Each paired microprocessor or processor cores that provide one highly reliable thread for high-reliability connect with a system components such as a memory "nest" (or memory hierarchy), an optional system controller, and optional interrupt controller, optional I/O or peripheral devices, etc. The memory nest is attached to a selective pairing facility via a switch or a bus

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,671,311
Application Number:
13/027,882
OSTI ID:
1126499
Country of Publication:
United States
Language:
English

References (36)

Uncoupling a central processing unit from its associated hardware for interaction with data handling apparatus alien to the operating system controlling said unit and hardware patent February 1995
Main memory system and checkpointing protocol for a fault-tolerant computer system using a read buffer patent April 1998
Method of synchronizing a pair of central processor units for duplex, lock-step operation by copying data into a corresponding locations of another memory patent May 1998
Storage access validation to data messages using partial storage address data indexed entries containing permissible address range validation for message source patent October 1999
Method of non-intrusive testing for a process control interface system having triply redundant remote field units patent October 1999
Fault tolerant computer system patent October 2000
Error self-checking and recovery using lock-step processor pair architecture patent May 2002
Multiprocessor with pair-wise high reliability mode, and method therefore patent August 2004
Providing fault-tolerance by comparing addresses and data from redundant processors running in lock-step patent March 2005
System recovery from errors for processor and associated components patent September 2005
Emulation interface system patent June 2006
Apparatus and methods for fault-tolerant computing using a switching fabric patent June 2006
Method and apparatus for communicating information between lock stepped processors patent December 2006
Architectural support for selective use of high-reliability mode in a computer system patent October 2007
Core-level processor lockstepping patent October 2007
Core redundancy in a chip multiprocessor for highly reliable systems patent February 2008
Synchronous electronic control system and system control method patent March 2008
Method and apparatus for seeding differences in lock-stepped processors patent July 2008
Method and system of executing duplicate copies of a program in lock step patent September 2008
Cross correlation tool for automated portfolio descriptive statistics patent April 2009
System and method for a distributed crossbar network using a plurality of crossbars patent July 2009
Cache coherency during resynchronization of self-correcting computer patent November 2009
Method and device for switching over in a computer system having at least two execution units patent February 2010
Selective availability in processor systems patent May 2011
Auxiliary circuit structure in a split-lock dual processor system patent November 2011
System recovery from errors for processor and associated components patent-application October 2002
High reliability system, redundant construction control method, and program patent-application September 2005
Delegated write for race avoidance in a processor patent-application October 2005
Diagnostic memory dump method in a redundant processor patent-application October 2005
System and method of executing program threads in a multi-threaded processor patent-application October 2006
Method and apparatus for communicating information between lock stepped processors patent-application March 2007
System with Configurable Functional Units and Method patent-application February 2010
Resource Sharing to Reduce Implementation Costs in a Multicore Processor patent-application July 2011
A Genetic Algorithm for Reliability-Oriented Task Assignment With<tex>$widetildek$</tex>Duplications in Distributed Systems journal March 2006
The Stanford Hydra CMP journal January 2000
Transactional Memory Coherence and Consistency journal March 2004

Similar Records

Related Subjects

97 MATHEMATICS AND COMPUTING