skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Checkpointing in speculative versioning caches

Patent ·
OSTI ID:1093267

Mechanisms for generating checkpoints in a speculative versioning cache of a data processing system are provided. The mechanisms execute code within the data processing system, wherein the code accesses cache lines in the speculative versioning cache. The mechanisms further determine whether a first condition occurs indicating a need to generate a checkpoint in the speculative versioning cache. The checkpoint is a speculative cache line which is made non-speculative in response to a second condition occurring that requires a roll-back of changes to a cache line corresponding to the speculative cache line. The mechanisms also generate the checkpoint in the speculative versioning cache in response to a determination that the first condition has occurred.

Research Organization:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
B554331
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Number(s):
8,521,961
Application Number:
12/544,704
OSTI ID:
1093267
Country of Publication:
United States
Language:
English

References (11)

Using a transactional execution mechanism to free up processor resources used by a busy-waiting thread patent July 2008
Bulk Disambiguation of Speculative Threads in Multiprocessors journal May 2006
Method and system for conservatively managing store capacity available to a processor issuing stores patent October 2009
Low complexity speculative multithreading system based on unmodified microprocessor core patent July 2008
Speculative versioning cache conference January 1998
Simultaneously multithreaded processing and single event failure detection method patent January 2008
Multiple virtual machine system with efficient cache memory design patent July 2003
Multi-thread execution method and parallel processor system patent July 2006
Write filter cache method and apparatus for protecting the microprocessor core from soft errors patent October 2008
Dynamic handling of object versions to support space and time dimensional program execution patent August 2002
System and method for recycling stale memory content in compressed memory systems patent September 2002