

An Inrush Current Limiting Method for Grid-connected Converters Considering Grid Voltage Disturbances

Haiguo Li, *Graduate Student Member, IEEE*, Zihan Gao, *Student Member, IEEE*, Shiqi Ji, *Senior Member, IEEE*, Yiwei Ma, *Member, IEEE*, and Fei (Fred) Wang, *Fellow, IEEE*

Abstract— To support the electric power grid, some grid-connected converters are required to ride through abnormal grid conditions, including voltage disturbances. However, at the moment a grid voltage disturbance happens, a large inrush current could be induced due to the large difference between the grid and converter output PWM voltages. This inrush current could be more severe in the faster switching SiC-based multi-level converter, which only needs a small filter inductance to meet its normal operation requirements, such as harmonics and peak ripple currents. In this paper, a PWM mask method is used to limit the inrush current. With this method, the inrush current can be effectively limited to a preset value and can help the converter ride through grid voltage disturbances. The method is validated through experiments conducted on a single-phase SiC-based five-level converter considering low voltage, high voltage, and phase angle disturbances.

Index Terms—Grid voltage disturbances, inrush current limiting, SiC, low voltage ride through, voltage angle disturbance

I. INTRODUCTION

With the increasing penetration of wind, solar PV, and energy storage, grid-connected power electronics converters are more widely used in the electric power system (EPS). To ensure the stability, resilience, and robustness of the EPS, these grid-connected converters need to ride through abnormal grid conditions, including grid voltage disturbances [1].

In the wind and solar PV applications, the voltage ride through (VRT) has been widely discussed, including the overvoltage issue in the dc-link in wind converters [2], the overcurrent limitation in PV converters [3], topology characteristics during the low voltage ride through (LVRT) [4], phase-locked loop (PLL) with fast and smooth transient response [5], the control algorithm for grid support [6], etc.

Grid voltage disturbances can also cause inrush current in a grid-connected converter. Assuming a voltage source converter topology, when the grid voltage amplitude or angle suddenly changes, the converter output PWM voltage cannot be immediately changed, due to the control delay and limited

regulation bandwidth. Consequently, a large voltage difference can drop on the converter ac filter inductor, leading to a high inductor current rising/falling rate, and therefore an inrush current occurs during the control delay period. A longer converter control delay and a smaller filter inductance will result in a larger inrush current. This phenomenon can be found in the simulation and experiment results of published works [7–10]. However, its impact on converters is rarely discussed either because it is not the focus of these papers or because the inrush current is not that large to be a concern because of the large filter inductance.

Thanks to the low switching loss of SiC devices, the switching frequency of SiC-based grid-connected converter can be increased to reduce the size of passives and achieve higher power density and lower cost if only consider the normal operation. Nevertheless, when considering the abnormal grid conditions, such as grid voltage disturbances, the design of passives will be affected. As will be explained later in the paper, although the control delay decreases with the increased switching frequency, it is not linearly decreased due to fixed delays caused by filters in the loop (voltage sampling filter, PLL filter, etc.). With a smaller filter inductor, the inrush current could be significant in the SiC-based converters, which may exceed the semiconductor device capability without proper current limiting measures. Increasing the ac filter inductance can reduce the inrush current, but it increases the converter size and cost. Therefore, a control method that can limit the inrush current of the grid-connected converter during grid voltage disturbances can help to realize the benefits of SiC-based converters with high switching frequency.

To improve the dynamic response of grid-connected converters and avoid large overcurrent during the grid voltage disturbance, the grid voltage feedforward control is usually adopted. The main idea is to include the sampled grid voltage in PWM reference voltage and its corresponding duty cycle calculation. When the grid voltage changes, the converter output voltage can change correspondingly. Different

Manuscript received September 9, 2021; revised November 22, 2021; accepted January 24, 2021. This work was supported primarily by the Advanced Manufacturing Office (AMO), United States Department of Energy, under Award no. DE-EE0008410. This work also made use of the shared facilities of the Engineering Research Center Program of the National Science Foundation and the Department of Energy under NSF Award no. EEC-1041877 and the CURENT Industry Partnership Program. (*Corresponding author: Haiguo Li*).

Haiguo Li and Zihan Gao are with the Department of Electrical Engineering and Computer Science, The University of Tennessee, Knoxville, TN 37996 USA (e-mail: hli96@vols.utk.edu; zgao15@vols.utk.edu).

Shiqi Ji was with the Department of Electrical Engineering and Computer Science, The University of Tennessee, Knoxville, TN 37996 USA. He is now with Tsinghua University, Beijing 100084 China (e-mail: chic2020@tsinghua.edu.cn).

Yiwei Ma was with the Department of Electrical Engineering and Computer Science, The University of Tennessee, Knoxville, TN 37996 USA. He is now with the Electric Power Research Institute, Knoxville, TN 37932 USA (e-mail: yma@epri.com).

Fei (Fred) Wang is with the Department of Electrical Engineering and Computer Science, The University of Tennessee, Knoxville, TN 37996 USA, and also with the Oak Ridge National Laboratory, Oak Ridge, TN 37830 USA (e-mail: fred.wang@utk.edu).

>JESTPE-2021-09-1092<

realization approaches have been introduced in the literature, including: grid voltage feedforward through a proportional coefficient and low pass filter [11]; directly adding the grid voltage to PWM reference voltage and the duty cycle calculation [12]; and using either the fundamental component of the grid voltage, or the frequency limited grid voltage, which is used to reduce the sensitivity to grid disturbance and improve the converter stability [13]. However, the grid voltage feedforward control relies on the grid voltage sampling, which introduces sampling delay and some additional filter delays if used. Besides, the inherent converter control delay still exists in the grid voltage feedforward loop. Therefore, even with grid voltage feedforward control, the inevitable delays are larger than one control cycle, and still cannot limit a large inrush current when the filter inductance is small.

There are some control delay compensation methods proposed to reduce the impact of control delay on the converter predictive control [14, 15]. However, these methods are based on precise modeling of the converter and the system it is connected to. Their performance is highly sensitive to the accuracy of the modeling. Since grid voltage disturbances are mostly caused by faults and are unpredictable, it is not practical for the converter control to predict and compensate for the impact of the control delay at the transient of the grid voltage disturbance. Therefore, control delay compensation does not work for the grid-connected converter because of the unpredictable grid conditions.

To suppress the fast-rising inrush current during a short period, compared to a software-based method, a hardware-based method is more suitable. In [16], a triple-loop short-circuit current limiter and protection control strategy are proposed to limit the overload or short circuit in a three-phase inverter. A current hysteresis loop is used to determine whether the PWM pulses need to be temporarily masked or not, to suppress the fast-rising current. However, no detailed experiment results are introduced in the paper, and the method is not tested in the grid-connected converter, which has a different and more complicated control.

In this paper, the method used in [16] is extended to the grid-connected converter, aiming at addressing the inrush current during grid voltage disturbances due to the converter control delays and the small filter inductance. The cause for the inrush current is analyzed first. Then, the PWM mask method principles, impact, design, implementation, and verification are provided. This paper is an extension of [17], and the main improvements are:

- Converter control delays related to the inrush current are more comprehensively identified.
- The method is extended from LVRT to more grid voltage disturbances, including low voltage disturbance, high voltage disturbance, and phase angle change.
- The impact of the method on the converter control is discussed.
- The experiment tests are extended from LVRT to low voltage disturbance, high voltage disturbance, and phase angle change.

The rest of this paper is organized as follows. In Section II, the reason for the inrush current considering grid voltage

disturbances is theoretically analyzed, and delays related to the inrush current are identified. Then, the operating principle, design considerations, and implementation of the PWM mask method are provided in Section III. In Section IV, experiment tests considering different grid voltage disturbances are provided. Finally, this paper concludes with Section V.

II. THE INRUSH CURRENT ANALYSIS DURING GRID VOLTAGE DISTURBANCES

The grid-connected converter controls its ac current by controlling its PWM voltage so that the voltage on the inductor is controlled. The difference between the converter output PWM voltage and the grid voltage causes the current changes. If the grid voltage changes suddenly, the converter voltage is desired to be correspondingly changed to avoid the current change beyond the desired range

A. Cause for the Inrush Current

As shown in Fig. 1, the grid-connected voltage source converter (VSC) has the control process of sampling, calculation, and PWM generation. The converter output power is controlled through the filter inductor current control, and the differential equation of the filter inductor L is

$$v_L(t) = L \frac{di_L(t)}{dt} = v_{PWM}(t) - v_{grid}(t) \quad (1)$$

Through sampling the grid voltage, v_{grid} , and PLL, the controller obtains the grid voltage amplitude and angle. A voltage reference, v_{ref} , is generated by the controller and output through the PWM modulation and device switching, to control the inductor current, i_L , following the reference. Therefore, the grid voltage amplitude and phase angle information are critical for the grid-connected converter control.




Fig. 1. The general control diagram of voltage source inverter.

In the steady-state operation, the per unit inductance value can be small, especially, in SiC-based converters because of their high switching frequencies. In this case, the averaged value of the PWM voltage is close to the grid voltage under normal operation. However, when the grid voltage, v_{grid} , has a sudden change, due to the control delays, the converter cannot immediately change its output voltage to maintain the inductor current. Then, the voltage difference between the inductor terminals suddenly increases, depending on how large the grid voltage changes. The inductor current will also increase, and an inrush current will occur, which can be estimated as

$$\Delta i_L \approx \frac{v_{grid0} - v_{grid1}}{L} T_d \quad (2)$$

where v_{grid0} and v_{grid1} are the grid instantaneous voltages before the sudden change and after the sudden change, respectively,

>JESTPE-2021-09-1092<

and T_d is the total delay time, which consists of all the delays in the converter control loop including sampling, calculation, PWM modulation, and device switching. From (2), it can be found that a larger grid voltage change and a longer control loop delay result in a higher inrush current. The grid voltage change is mainly determined by the grid conditions, while the control loop delay is related to the converter controller.

B. Grid Voltage Sampling Delay

There are several different sampling strategies, one commonly used strategy is sampling signals multiple times in each converter control cycle, and then calculating their averaged values. The averaged results will be used to execute control calculation in the next control cycle, so one control cycle delay is induced in the sampling process. The sampling delay is denoted as

$$T_{sample_delay} = T_s \quad (3)$$

where T_s is the control period, which usually equals the switching period.

Besides, some regulation circuits, consisting of low pass filters (LPF), are commonly adopted to filter and process the analog signals before they are sampled by the analog to digital converter (ADC) or other equivalent devices. The LPF, if used, also introduces some delay, which is denoted as $T_{voltage_filter}$.

C. Control Delay

The control process of the grid-connected converter is shown in Fig. 2. The sampling data is calculated at the beginning of each control cycle, and then used as the input for the converter controller. Based on the control strategy, the converter controller calculates the new output voltage reference. Then, the voltage reference is converted into duty cycles for different switches by the PWM modulation function. However, the new duty cycles calculated in each control cycle cannot be applied to the PWM generator until the duty cycle is updated, which is usually at the end of each control cycle. As a result, the converter PWM voltage output, v_{PWM} , will be updated in the next switching cycle. Therefore, there is an inherent control delay, T_{c_delay} , which is around one and a half control cycles, i.e.,

$$T_{c_delay} = 1.5T_s \quad (4)$$




Fig. 2. The control process of the grid-connected converters.

D. Grid Voltage Feedforward Delay

As introduced in Section II, the grid voltage feedforward control is widely used in the grid-connected converter to improve its dynamic response to the grid disturbance. It can be realized in either the dq synchronous frame or the abc domain.

In the dq synchronous frame, the feedforward dq axis voltages, v_d and v_q , come from the grid voltage PLL. Considering the unbalanced grid voltage during abnormal grid conditions, the positive and negative sequences of the grid voltage may need to be decoupled with a decoupling network and/or filter [18, 19]. The decoupling process introduces a long delay, resulting in a slower PLL dynamic response, which negatively affects the grid voltage feedforward performances.

Compared to the dq domain-based feedforward control, the feedforward control in the abc domain gets a much faster grid voltage tracking performance because no decoupling network is needed, but control stability issues may happen due to the sampling noises. Therefore, some analog or digital filters may still be needed, which introduces some delay too.

Overall, the delay introduced by the grid voltage feedforward control is denoted T_{FF_delay} .

E. The Total Delay Time

Without the grid voltage feedforward control, when the grid voltage suddenly changes, the current control loop can also regulate the voltage reference output, and eventually, the new converter output voltage will be close to the new grid voltage. However, the current regulation speed is slower than that of the grid voltage feedforward control. Therefore, two control loops, i.e., the current control loop and the grid voltage feedforward loop, work together to help the converter perform during the grid voltage disturbance. To simplify the analysis, the total delay time, T_d , is assumed to be the sum of all the delays in the grid voltage feedforward loop, which include the grid voltage sampling delay T_{sample_delay} , voltage sampling LPF delay $T_{voltage_filter}$, control delay T_{c_delay} , and the feedforward delay T_{FF_delay} , i.e.

$$T_d = T_{sample_delay} + T_{voltage_filter} + T_{c_delay} + T_{FF_delay} \quad (5)$$

T_{sample_delay} and T_{c_delay} are almost linearly proportional to the control and switching period. $T_{voltage_filter}$ and T_{FF_delay} are mainly caused by filters, which are usually designed to pass through the fundamental frequency but filter out the high-frequency harmonics and noises. Generally, the filter crossover frequencies increase less than the amount of switching frequency increases. Therefore, the total delay time is a decreasing concave-up function of the switching frequency.

Substituting (3), (4) into (5) results

$$T_d = 2.5T_s + T_{voltage_filter} + T_{FF_delay} \quad (6)$$

The minimum T_d can be estimated by assuming the voltage sampling filter delay and the feedforward delay are neglectable, then

$$T_{d_min} = 2.5T_s + 0 + 0 = 2.5T_s \quad (7)$$

F. The Per-unit Inrush Current

The per-unit inrush current value can be written as

$$\Delta i_{L_pu} = \frac{\Delta i_L}{I_{base}} = \frac{v_{grid0} - v_{grid1} T_d}{L_{base}} = \frac{\omega \cdot \Delta v_{grid_pu} T_d}{L_{pu}} \quad (8)$$

where I_{base} , V_{base} , and Z_{base} are the base value of the converter current, voltage, and impedance, respectively; ω is the fundamental angular frequency in rad/s; Δv_{grid_pu} is the per-unit grid voltage change; L_{pu} is the per-unit filter inductance.

>JESTPE-2021-09-1092<

From (8), it can be found under a constant per-unit grid voltage change, the per-unit inrush current value is linearly proportional to the total delay time and inversely proportional to the per-unit filter inductance value.

G. Example

To give a clear idea about how large the inrush current could be, a SiC-based multilevel converter is taken as an example. As shown in Fig. 3, a three-phase four-wire power conditioning system (PCS) converter is used to connect an 850 V dc grid to the 13.8 kV ac grid. The converter parameters of the dc/ac stage are shown in Table I. The ac side filter inductance is around 0.009 p.u., which is selected based on the grid-side current harmonic requirement, thanks to the high switching frequency and multi-level voltage.




Fig. 3. The PCS converter topology.

TABLE I
SYSTEM PARAMETERS

Parameter	Value
AC grid root mean square (RMS) voltage (line-to-line)	13.8 kV
MV dc-link voltage V_{dc}	6.7 kV
PCS converter power rating	100 kVA
Filter inductor L	44 mH (0.009 p.u.)
Switching frequency of each device	10 kHz
Sampling and control frequency	10 kHz

Assume the grid voltage suddenly changes from 1.0 p.u. to 0.4 p.u., and the total control delay is $2.5T_s$. Based on (2) the inrush current is

$$\Delta i_L = \frac{\frac{13.8 \text{ kV}}{\sqrt{3}} \times \sqrt{2} \times (1.0 - 0.4)}{44 \text{ mH}} \times 250 \text{ us} = 39 \text{ A} \quad (8)$$

and its per-unit value is

$$\Delta i_{L.pu} = \frac{\Delta i_L}{I_{base}} = \frac{39 \text{ A}}{5.9 \text{ A}} = 6.5 \text{ p.u.} \quad (9)$$

The corresponding simulation waveforms are shown in Fig. 4. At 0.15 s, the grid voltage suddenly drops from 1.0 p.u. to 0.4 p.u., and the maximum phase current is around 6.8 p.u.




Fig. 4. Simulation waveforms of the grid voltage sudden drop.

III. THE PWM MASK METHOD TO LIMIT THE INRUSH CURRENT

To limit the inrush current and avoid the use of a large filter inductor, a hardware based PWM mask method is adopted. It temporarily masks the PWMs when the ac current amplitude exceeds a preset value and releases the PWMs when the current amplitude reduces below another preset value. The following subsections introduce the key considerations of the method.

A. The PWM Mask Method

To make it clear, the method is introduced based on the dc/ac stage in Fig. 3, which is redrawn in Fig. 5, but this method can be easily extended to other topologies. Since the three phases in Fig. 5 are identical, the following analysis is only based on phase A.




Fig. 5. The cascaded H-bridge-based grid-connected converter.

In this case, (1) can be rewritten as

$$v_L = L \frac{di_L}{dt} = v_{ainv} - v_a \quad (10)$$

Assuming the grid voltage, v_a , and the inductor current, i_L , are positive at the beginning. Since the inductance is small, the PWM average voltage during one switching cycle, v_{ainv} , should be close to v_a . When v_a suddenly decreases, the inductor voltage, v_L , will be positive, and the inductor current increases, resulting in a positive inrush current. If the PWM pulses for all the devices in this phase are temporarily masked, all switches will be turned off. Then, the inrush current flows through diodes D_2 , D_3 , D_6 , and D_7 , and v_{ainv} will be $-(V_{dc1} + V_{dc2})$, which is smaller than v_a , so v_L becomes negative and the inrush current decreases. Hence, the positive inrush current is limited.

>JESTPE-2021-09-1092<

On the other hand, if v_a suddenly increases, v_L becomes negative and i_L decreases, resulting in a negative inrush current. When PWM pulses are masked, the inrush current flows through diodes D_1 , D_4 , D_5 , and D_8 , and v_{ainv} equals $V_{dc1} + V_{dc2}$, which assumes to be larger than v_a , then v_L becomes positive and the inductor current increases. Then, the negative inrush current is limited.

As long as the overall dc-link voltage, $V_{dc1} + V_{dc2}$, is higher than the grid voltage amplitude, no matter which direction the grid voltage changes, when PWMs are masked, the inductor voltage polarity will be reversed, and the inductor current will change in the opposite direction. Then, the inrush current is limited.

B. The PWM Mask Implementation

To realize ultra-fast response (much faster than the digital controller), the PWM mask is implemented with a hardware-based method, and the circuit scheme is shown in Fig. 6. The inductor current is sampled by the current sensor, which already exists in the converter. A conditioning circuit is used to filter out the high-frequency noise and regulate the signal to be within a proper voltage range. The signal is then sent to the comparator to determine if the PWMs need to be masked or not. Since the inductor current is alternating between positive and negative, two comparators are used to compare the signal with the references at both the positive and negative polarities. Hysteresis is adopted in the comparator design considering the noise immunity and switching loss, which will be introduced later. I_1 and I_2 in Fig. 6 are the corresponding inductor current threshold values of the two comparators for PWM mask and release, respectively. The comparator outputs are combined by an AND gate, so that either the positive inrush current or the negative inrush current can trigger the PWM mask. The AND gate output signal is transferred to the converter controller board to determine if the corresponding PWM signals need to be masked or released, which can be realized in an FPGA or logic circuitry. After that, the gate signals are transferred to the gate driver to drive the devices.




Fig. 6. PWM mask control loop.

C. PWM Mask Threshold Value I_{th1}

The PWMs need to be masked when the inductor current exceeds a threshold value, I_{th1} . The determination of I_{th1} needs to consider the converter steady-state operation current and the instantaneous overcurrent protection or the device overcurrent capability.

First, I_{th1} should be larger than the converter maximum peak current, I_{pk_ss} , in the steady-state operation to avoid false triggering. Also, I_{th1} needs to be smaller than the minimum converter instantaneous overcurrent protection values, which

include both the hardware instantaneous overcurrent protection, $I_{ins_OC_hw}$, such as device desaturation protection, and the software instantaneous overcurrent protection, $I_{ins_OC_sw}$. This aims at preventing the converter from tripping during grid voltage disturbances. Since the overcurrent protection values are within the device capability, this criterion can also make sure that the limited inrush current does not exceed the device capability.

Therefore, the PWM mask threshold value, I_{th1} , should be within the range of:

$$I_{pk_ss} < I_{th1} < \min(I_{ins_OC_hw}, I_{ins_OC_sw}) \quad (11)$$

and some margins at both the lower side and the higher side are necessary to make it more robust.

D. PWM Release Threshold Value I_{th2}

The PWMs need to be released when the current decreases to a certain value. The determination of the PWM release threshold value, I_{th2} , needs to consider the device switching loss as well as the current variation range.

As discussed above, when the PWMs are masked, the current amplitude starts to decrease. If the PWMs are released once the inductor current is smaller than I_{th1} , the current will increase again if the controller still has not responded to the grid voltage change. Then, the current will quickly exceed I_{th1} , and the PWMs will be masked and released again, back and forth. This results in a high equivalent switching frequency and also high switching losses. A smaller release threshold value leads to a longer time for the inductor current to decrease after the PWMs are masked, and therefore the fewer switching actions the devices will have.

Therefore, the range of I_{th2} could be

$$0 < I_{th2} < I_{th1} \quad (12)$$

However, the smaller I_{th2} results in a larger current variation, and the converter controller response may be impacted, taking a long time to recover from the disturbance to the steady state.

E. Impact of the PWM Mask Control Loop Delay

The PWM mask control loop is straightforward, but it also introduces a control delay, which needs to be considered in the threshold value determination. As shown in Fig. 6, each stage in the loop introduces a delay, from t_{d1} to t_{d9} , and the total PWM mask control delay T_{d_pm} can be estimated as

$$T_{d_pm} = \sum_{k=1}^9 t_{dk} \quad (13)$$

The PWM mask control loop delay impacts the real maximum inrush current. If the inductor current increases to I_1 at time $t=0$, the PWMs will not be masked until $t=T_{d_pm}$. During this period, the inductor current will keep increasing and finally, the maximum inrush current will be higher than I_1 . Therefore, to limit the inrush current at the threshold value, I_{th1} , the comparators threshold value, I_1 , should be

$$I_1 \approx I_{th1} - \frac{\Delta V_a}{L} T_{d_pm} \quad (14)$$

Similarly, I_2 should be

$$I_2 \approx I_{th2} + \frac{\Delta V_a}{L} T_{d_pm} \quad (15)$$

Usually, T_{d_pm} is small, in the nanosecond range, thanks to the small hardware signal delay time, so its impact on the inrush current limitation is small. However, if there are any

>JESTPE-2021-09-1092<

components that introduce a large delay, their impact cannot be neglected.

F. The PWM Mask Process

The scheme of the PWM mask process during the grid voltage change is shown in Fig. 7. A grid voltage suddenly changes at time t_1 , and the inductor current starts to increase. At time t_2 , the inductor current exceeds I_1 , but PWMs will not be masked until time t_3 due to current sampling and the PWM mask control delay. At time t_3 , all PWMs in the phase are masked, and the inductor current starts to decrease, and the PWMs are released at time t_4 . However, at time t_4 , the converter controller may still have not detected or responded to the grid voltage change, then the inductor current will increase again. Until time $t=t_{k+1}$, the converter controller has detected the grid voltage change and started to regulate its output voltage based on the new grid voltage, the inductor current can be regulated by the controller to its reference after the PWMs are released.




Fig. 7. Scheme of the PWM mask process.

G. Relationship to the Converter Control

The PWM mask method does not negatively affect the regular converter controller, because

- 1) The PWM mask will only be enabled when the inrush current is higher than I_1 , which should not occur during the converter steady-state operation.
- 2) When the PWMs are masked, the converter outputs either the positive or negative dc-link voltage to limit the inductor current increasing. Without the PWM mask function, the converter current controller will also change the converter output voltage to control the current back to normal. However, this could take several control cycles and is slower than the PWM mask function.
- 3) When the inrush current drops back to the normal range, the PWMs will be released, and the converter controller can continue its control.

Therefore, the PWM mask method helps the converter controller to limit the inrush current. It works as a hardware-based feedforward control, and the difference is that it only provides either positive dc-link voltage or negative dc-link voltage.

H. Considerations for Different Grid Voltage Disturbances

The grid voltage disturbances include voltage amplitude change and angle change, and the former consists of low voltage disturbance and high voltage disturbance.

For low voltage disturbance, the PWM mask function can effectively limit the inrush current since the dc-link voltages are always higher than the grid voltage and the inductor current will be reduced when charging the dc-link capacitors.

For high voltage disturbance, if the grid voltage is lower than the dc-link voltage, the method will have the same results as the low voltage disturbances. However, if the grid voltage is higher than the dc-link voltage, the inrush current may not be effectively limited since the inductor voltage cannot be inverted after the PWMs are masked. However, with the method, the inductor current increase rate can be reduced, and it can help the converter to ride through short overvoltage conditions. To ride through long-term overvoltage conditions, the converter has to be designed considering the maximum grid voltage, which is, however, not the focus of this paper.

The voltage angle change is also a severe condition since it takes some time for the converter PLL to catch up with the new angle. The exact delay time depends on the dynamic performance of the PLL controller. For example, in [20], based on the hardware-in-the-loop (HIL) test results, the response time of the PLL to a 60-degree change is around 8 ms for a PLL with a 50 Hz filter. During this delay time, the angle difference between the converter output voltage and the real grid voltage increases, which leads to a large voltage difference on the filter inductor and therefore an overcurrent occurs. With a small filter inductance, the sudden change of the grid voltage may result in an extremely large inrush current, as can be seen in the later experiment test results. With the PWM mask method, the inrush current induced during the grid voltage angle change can be effectively limited.

IV. EXPERIMENTAL VERIFICATION

To validate the analysis and the effectiveness of the approach, an experiment setup is built, and the approach is tested under three different grid voltage disturbance conditions, including low voltage, high voltage, and voltage phase angle change.

A. Test Setup

As shown in (8) in Section II-F, the inrush current induced by the grid voltage disturbance does not rely on the converter voltage and power ratings. Instead, it relates to the per unit values of the grid voltage change and filter inductance, as well as the controller delay. Therefore, the PWM mask approach can be effectively validated in the small-scale prototype considering the per unit values.

A small-scale prototype of the converter shown in Fig. 3 is built based on SiC MOSFET, and used to validate the converter controller, including the PWM mask function. The test setup picture is shown in Fig. 8(a), and its scheme is shown in Fig. 8(b). Some main parameters of the component and control parameters are summarized in Table II.

>JESTPE-2021-09-1092<

A Si IGBT-based three-phase two-level converter is used as the grid emulator, and the grid voltage amplitude and angle change can be easily emulated through the grid emulator converter controller. To provide fast grid voltage disturbance, the grid emulator does not have an ac output filter and open-loop control is used. The dc-link voltage is 150 V, and the grid voltage peak is 135 V, which is also the voltage base value of the test setup. The switching frequency of each device in the grid emulator is 10 kHz, and the equivalent switching frequency at the ac side is 20 kHz because of unipolar PWM modulation. A 2nd-order RC LPF is used to observe the variation of the emulated grid voltage, and it does not impact the power loop because of the large resistance.

Only one of the three phases in the PCS converter is used for the test because the PWM mask function should behave the same in the three-phase case. The dc loads do not impact the transient performance of the PCS converter during the grid voltage disturbance because of the short duration (hundreds of microseconds). Therefore, no load is applied on the two dc-links, and the single-phase PCS converter works as a static synchronous compensator (STATCOM). The setup is valid for verifying the PWM mask function.

A single-phase PLL based on the second order generalized integrator (SOGI) is used to obtain the grid voltage amplitude, frequency, and phase angle. The dc-link voltage control and voltage balancing control are also adopted. The grid voltage feedforward control is realized based on the PLL output voltage rather than the instantaneous sampled grid voltage considering the noise impact. Each device switches at 10 kHz, and the ac-side equivalent switching frequency is 40 kHz with phase-shift unipolar PWM modulation. The grid-side voltage and current are sampled with VFC-110, and the converter calculates the average voltage and current once in each control cycle.




Fig. 8. Test setup (a) picture and (b) scheme.

TABLE II
EXPERIMENT SETUP PARAMETERS

Component	Parameters	Value
Grid emulator	Dc-link voltage, V_{dc}	150 V
	Ac grid voltage peak (voltage base value)	135 V (1 p.u.)
	Ac voltage frequency	60 Hz
	Switching(control) frequency	10 kHz
	Ac-side equivalent switching frequency	20 kHz
PCS Converter	Switching(control) frequency	10 kHz
	Ac-side equivalent switching frequency	40 kHz
	Ac current base value	10 A (1 p.u.)
	Filter inductance L	670 μ H (0.0187 p.u.)
	PWM mask threshold vale I_{th1}	25 A (2.5 p.u.)
	PWM release threshold value I_{th2}	15 A (1.5 p.u.)
	Dc-link voltage reference	$V_{dc1}=V_{dc2}=80$ V
The 2 nd -order RC filter	Resistor	$R_1=R_2=1$ k Ω
	capacitor	$C_1=C_2=22$ nF
	Crossover frequency	7.23 kHz

B. Low Voltage Disturbance Test

The low voltage disturbance test was first conducted, and Fig. 9 shows the waveforms of the ac side voltages and current when the PWM mask function is disabled. The grid voltage suddenly dropped from 1 p.u. to 0.25 p.u. at time t_1 , and lasted for 10 cycles (0.17 s), then recovered back to 1 p.u. at time t_2 . It can be found, from Fig. 9(a), that the inrush current at the transient of grid voltage drop is around 50 A (5.0 p.u.), and at the transient of grid voltage recovery is around 60 A (6.0 p.u.). Fig. 9(b) shows the zoomed-in waveforms at time t_1 . The grid voltage v_a , suddenly dropped (duty cycle suddenly changed) at time t_1 , but the PCS output voltage, v_{ainv} , did not change until 200 μ s later, which can be observed from the duty cycles of the PWM voltage, v_{a_inv} . During this period, the inductor current, i_L , quickly increased. After 200 μ s from time t_1 , the converter controller started to regular the current based on the current feedback, and it can be found that the PWM voltage duty cycles started to change. However, the PLL SOGI filter leads to a large PLL delay in the voltage feedforward control, so the voltage feedforward did not help the converter to respond to the grid voltage change at that time. Similar phenomena can be observed at the time of grid voltage recovery, which is t_2 in Fig. 9(c).

>JESTPE-2021-09-1092<




Fig. 9. Low voltage disturbance test waveforms without the PWM mask function: (a) overall waveforms; (b) zoomed-in at time t_1 ; (c) zoomed-in at time t_2 .

Then, the same test was conducted with the PWM mask function enabled, and the waveforms are shown in Fig. 10. From Fig. 10(a), it can be found that the inrush current was effectively limited at I_{th1} , i.e., 25 A (2.5 p.u.), at the transients of both the voltage dropping and recovery. The zoomed-in waveforms are shown in Fig. 10(b) and Fig. 10(c). It can be found that when the inrush current reached the PWM mask threshold value, the PWMs were masked, and the PCS converter output voltage is either the positive or the negative overall dc-link voltage. After the PWMs were masked, the inductor current absolute value started to reduce. Once the current decreased to be smaller than the PWM release threshold value, the PWMs were released, and the inductor current started to increase again because the converter controller has not responded to the grid voltage change, which follows the principle discussed in Section III.




Fig. 10. Low voltage disturbance test waveforms with the PWM mask function: (a) overall waveforms; (b) zoomed-in at time t_1 ; (c) zoomed-in at time t_2 .

C. High Voltage Disturbance Test

Then, the high voltage disturbance test was conducted, and the waveforms without the PWM mask function are shown in Fig. 11. To realize the high grid voltage, the dc-link voltage of the grid emulator was increased to 230 V, but the steady-state grid voltage peak was still maintained at 135 V (1 p.u.). The grid voltage suddenly increased to 220 V (1.53 p.u.) at time t_1 , which was already higher than the total dc-link voltage of the PCS converter, i.e., 180 V. A large inrush current up to 52 A (5.2 p.u.) was induced. Besides, the modulator of the PCS converter was saturated, and the current was out of control, so the current had a large variation during the whole grid overvoltage period. It is different from the waveforms shown in the low voltage disturbance test, i.e., Fig. 9(a), in which the inrush current only happens at the transient of grid voltage change, while at the steady state of the low voltage period the current is still stable. After the grid voltage decreased back to

>JESTPE-2021-09-1092<

1 p.u., it took a long period for the PCS converter to control the current back to the steady state because of the large current variation.

From the PCS output voltage waveforms, it can be found that the dc-link voltages of the PCS converter increased due to the modulation saturation. This is mainly because the grid overvoltage is higher than the PCS converter dc-link voltage, and it puts more voltage stress on the devices. Therefore, in the real converter design, if the converter needs to ride through such a high grid voltage, it needs to be designed considering this.




Fig. 11. High voltage disturbance test waveforms without the PWM mask function.

Then, the same high voltage disturbance test was conducted with the PWM mask function, and the waveforms are shown in Fig. 12. Due to the insufficient dc-link voltage, the PCS converter also had modulation saturation, and the overcurrent occurred. However, thanks to the PWM mask function, the current peaks were limited at around 25 A (2.5 p.u.). Also, after the grid voltage was recovered, it took a shorter period for the converter to go back to the steady state, compared to the test without the PWM mask function.

Therefore, although the PWM mask function cannot avoid the modulation saturation or the current variation in the grid overvoltage conditions, where the grid voltage peak is higher than the dc-link voltage, it can still help to limit the current peaks.




Fig. 12. High voltage disturbance test waveforms with the PWM mask function.

D. Phase Angle Change Test

The grid voltage phase angle change test was also conducted without the PWM mask function first. The waveforms are shown in Fig. 13. The grid voltage angle suddenly changed 180

electrical degrees at time t_1 , and a large inrush current up to 120 A (12 p.u.) was induced. The overcurrent protection of the PCS converter was triggered due to the extremely high inrush current, and the PCS converter tripped.




Fig. 13. Phase angle change test waveforms without the PWM mask function.

With the PWM mask function, the PCS converter rode through the same grid voltage phase angle change. As shown in Fig. 14, the grid voltage angle also changed 180 electrical degrees at time t_1 , and the inrush current was successfully limited at 25 A (2.5 p.u.). Although a short period of current disturbance happened, which is because the PLL was trying to catch up with the new grid voltage angle, the PCS current finally went back to the steady state.




Fig. 14. Phase angle change test waveforms with the PWM mask function.

V. CONCLUSION

In this paper, the PWM mask method is introduced to limit the inrush current of a grid-connected converter during grid voltage disturbances. The PWM mask method limits the inrush current by temporarily masking the PWM pulses. When the PWMs are masked, the inductor current flows through device diodes, and the voltage polarity applied on the inductor is reversed so that the inductor current is changed in the opposite direction. The determination of the PWM mask threshold values needs to consider the converter steady-state operation condition, overcurrent protection, switching losses during the disturbance, as well as the PWM mask control loop delay. Three different grid voltage disturbances: low voltage, high voltage, and phase angle change are analyzed and tested. In the experiment tests, without the PWM mask function, the maximum inrush current during the low voltage, high voltage, and phase angle change is 6 p.u., 5.2 p.u., and 12 p.u., respectively. However, with the PWM mask method, they are all limited to their preset value, i.e., 2.5 p.u. With the PWM

>JESTPE-2021-09-1092<

mask function, grid-connected converters can have more resilience to the grid voltage disturbances.


ACKNOWLEDGMENT

The authors would like to acknowledge the contribution of Southern Company and Powerex.

REFERENCES

- [1] "IEEE Standard for Interconnection and Interoperability of Distributed Energy Resources with Associated Electric Power Systems Interfaces," *IEEE Std 1547-2018 (Revision of IEEE Std 1547-2003)*, pp. 1-138, 2018.
- [2] C. Feltes, S. Engelhardt, J. Kretschmann, J. Fortmann, F. Koch, and I. Erlich, "High voltage ride-through of DFIG-based wind turbines," in *IEEE Power and Energy Society General Meeting - Conversion and Delivery of Electrical Energy in the 21st Century*, 2008, pp. 1-8.
- [3] C. Lee, C. Hsu, and P. Cheng, "A Low-Voltage Ride-Through Technique for Grid-Connected Converters of Distributed Energy Resources," *IEEE Transactions on Industry Applications*, vol. 47, no. 4, pp. 1821-1832, 2011.
- [4] Y. Yang, F. Blaabjerg, and H. Wang, "Low-Voltage Ride-Through of Single-Phase Transformerless Photovoltaic Inverters," *IEEE Transactions on Industry Applications*, vol. 50, no. 3, pp. 1942-1952, 2014.
- [5] D. Shin, K. Lee, J. Lee, D. Yoo, and H. Kim, "Implementation of Fault Ride-Through Techniques of Grid-Connected Inverter for Distributed Energy Resources With Adaptive Low-Pass Notch PLL," *IEEE Transactions on Power Electronics*, vol. 30, no. 5, pp. 2859-2871, 2015.
- [6] X. Zhao, J. M. Guerrero, M. Savaghebi, J. C. Vasquez, X. Wu, and K. Sun, "Low-Voltage Ride-Through Operation of Power Converters in Grid-Interactive Microgrids by Using Negative-Sequence Droop Control," *IEEE Transactions on Power Electronics*, vol. 32, no. 4, pp. 3128-3142, 2017.
- [7] H. Shin, H. Jung, and S. Sul, "Low Voltage Ride Through(LVRT) control strategy of grid-connected variable speed Wind Turbine Generator System," in *8th International Conference on Power Electronics - ECCE Asia*, 2011, pp. 96-101.
- [8] Y. Geng, K. Yang, Z. Lai, P. Zheng, H. Liu, and R. Deng, "A Novel Low Voltage Ride Through Control Method for Current Source Grid-Connected Photovoltaic Inverters," *IEEE Access*, vol. 7, pp. 51735-51748, 2019.
- [9] G. Sun, Y. Li, W. Jin, S. Li, and Y. Gao, "A Novel Low Voltage Ride-Through Technique of Three-Phase Grid-Connected Inverters Based on a Nonlinear Phase-Locked Loop," *IEEE Access*, vol. 7, pp. 66609-66622, 2019.
- [10] H. Wang, Q. Zhang, D. Wu, and J. Zhang, "Advanced Current-Droop Control for Storage Converters for Fault Ride-Through Enhancement," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 3, pp. 2461-2474, 2020.
- [11] X. Wang, Z. Yang, B. Fan, and W. Xu, "Control Strategy of Three-Phase Photovoltaic Inverter under Low-Voltage Ride-Through Condition," *Mathematical Problems in Engineering*, vol. 2015, p. 790584, 2015/12/02 2015.
- [12] P. Piya, M. Ebrahimi, M. Karimi-Ghartemani, and S. A. Khajehodidin, "Fault Ride-Through Capability of Voltage-Controlled Inverters," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 10, pp. 7933-7943, 2018.
- [13] Y. Shi, L. Wang, and H. Li, "Control system design and stability analysis for a three phase SiC-based Filter-less grid-connected PV inverter," in *IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2018, pp. 3281-3286.
- [14] P. Cortes, J. Rodriguez, C. Silva, and A. Flores, "Delay Compensation in Model Predictive Current Control of a Three-Phase Inverter," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 2, pp. 1323-1325, 2012.
- [15] T. Nussbaumer, M. L. Heldwein, G. Gong, S. D. Round, and J. W. Kolar, "Comparison of Prediction Techniques to Compensate Time Delays Caused by Digital Control of a Three-Phase Buck-Type PWM Rectifier System," *IEEE Transactions on Industrial Electronics*, vol. 55, no. 2, pp. 791-799, 2008.
- [16] D. Liu, A. Hu, G. Wang, and J. Guo, "Triple-loop-controlled overload or short circuit current limiter and protection for three phase inverter," in *International Conference on Applied Superconductivity and Electromagnetic Devices*, 2009, pp. 201-205.
- [17] H. Li, Z. Gao, S. Ji, Y. Ma, and F. Wang, "An Inrush Current Limit Method for SiC-based Multi-level Grid-connected Converter During Low-Voltage Ride-Through," in *IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2021, pp. 2044-2049.

- [18] F. Sevilmiş and H. Karaca, "Performance analysis of SRF-PLL and DDSRF-PLL algorithms for grid interactive inverters," *International Advanced Researches and Engineering Journal*, pp. 116-122, 08/15 2019.
- [19] A. Milicua, G. Abad, and M. Á. R. Vidal, "Online Reference Limitation Method of Shunt-Connected Converters to the Grid to Avoid Exceeding Voltage and Current Limits Under Unbalanced Operation—Part I: Theory," *IEEE Transactions on Energy Conversion*, vol. 30, no. 3, pp. 852-863, 2015.
- [20] E. Adzic, P. Vlado, B. Dumnic, N. Celanovic, and V. Katic, *PLL synchronization in grid-connected converters*. 2013.



Haiguo Li (S'20) received the B.S. and M.S. degrees in electrical engineering from Shanghai Jiao Tong University, Shanghai, China, in 2014 and 2017, respectively. He is currently working toward the Ph.D. degree with The University of Tennessee, Knoxville, TN, USA.


His research interests include grid-connected converter design, control, and test, MV SiC device application in grid power electronics, MV converter design and control, MV gate driver power supply.




Zihan Gao (S'17) received the B.S. degree in electrical engineering from Huazhong University of Science and Technology, Wuhan, China, in 2018. He is currently working toward his PhD degree at the University of Tennessee, Knoxville, TN, USA.

He is also a Graduate Research Assistant at the Center for Ultra-Wide-Area Resilient Electric Energy Transmission Networks (CURENT), Department of Electrical Engineering and Computer Science, the University of Tennessee. His research interests include

medium voltage dc/dc converters and medium voltage medium frequency transformers.



Shiqi Ji (Senior Member, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Tsinghua University, Beijing, China, in 2010 and 2015, respectively. Since 2015, he joined the Ultra-Wide Area Resilient Electric Energy Transmission Networks (CURENT), The University of Tennessee, Knoxville, TN, USA, and became a Research Assistant Professor, in 2019. Since 2020, he has been with Tsinghua University, as an Assistant Professor, and then became an Associate Professor in 2021. He has authored or coauthored more than 50 technical articles. His research interests include semiconductor device modeling, medium-voltage and high-power converter design, high-voltage SiC device characterization and application techniques, and grid-connected converter design.



Yiwei Ma (Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from Tsinghua University, Beijing, China, in 2009 and 2011, respectively, and the Ph.D. degree in electrical engineering from the University of Tennessee, Knoxville, TN, USA, in 2019. He is currently a Research Engineer with Electric Power Research Institute, Knoxville, TN, USA. His research interests include modeling and control of power electronics interfacing converters for the renewable energy sources, multilevel converters, and microgrids.

>JESTPE-2021-09-1092<



Fei (Fred) Wang (S'85-M'91-SM'99-F'10) received the B.S. degree from Xi'an Jiaotong University, Xi'an, China, and the M.S. and Ph.D. degrees from the University of Southern California, Los Angeles, in 1982, 1985, and 1990, respectively, all in electrical engineering.

Dr. Wang was a Research Scientist in the Electric Power Lab, University of Southern California, from 1990 to 1992. He joined the GE Power Systems Engineering Department, Schenectady, NY, as an Application Engineer in 1992. From 1994 to 2000, he was a Senior Product Development Engineer with GE Industrial Systems, Salem, VA. During 2000 to 2001, he was the Manager of Electronic & Photonic Systems Technology

Lab, GE Global Research Center, Schenectady, NY and Shanghai, China. In 2001, he joined the Center for Power Electronics Systems (CPES) at Virginia Tech, Blacksburg, VA as a Research Associate Professor and became an Associate Professor in 2004. From 2003 to 2009, he also served as the CPES Technical Director. Since 2009, he has been with The University of Tennessee and Oak Ridge National Lab, Knoxville, TN as a Professor and the Condra Chair of Excellence in Power Electronics. He is a founding member and the Technical Director of the multi-university NSF/DOE Engineering Research Center for Ultra-wide-area Resilient Electric Energy Transmission Networks (CURENT) led by The University of Tennessee. His research interests include power electronics and power systems. Dr. Wang is a fellow of the U.S. National Academy of Inventors.