

Simplified Two-Stage Model Predictive Control for a Hybrid Multilevel Converter with Floating H-Bridge

Yufei Li, *Member, IEEE*, Fei Diao, *Student Member, IEEE*, and Yue Zhao, *Senior Member, IEEE*

Abstract—This paper proposes a simplified two-stage model predictive control (ST-MPC) for a hybrid multilevel converter (HMC), which is an active-neutral-point-clamped converter with floating H-bridge (ANPC-H). The objective of the first stage is to select the voltage vector that has the optimal current tracking performance by using a novel geometrical positioning approach in the complex plane. The second stage selects the best switching state among all the available switching states that belong to the same voltage vector obtained in the first stage, to balance dc capacitor voltages and reduce the common mode voltage. The proposed ST-MPC can dramatically reduce the computational burden and ensure the best current tracking by the two-stage structure, such that the execution time is much shorter compared with the conventional MPC. In addition, the geometrical positioning approach in the first stage is generic and can be applicable for any multilevel converters with N -level output, thus, this ST-MPC can be applied for both 7- and 9-level operation of the hybrid ANPC-H converter under different dc voltage ratios. Both simulation results and experimental results obtained on a silicon carbide (SiC) hybrid ANPC-H converter prototype validate the feasibility and effectiveness of the proposed ST-MPC strategy.

Index Terms—Active-neutral-point-clamped converter (ANPC), floating H-bridge, hybrid multilevel converter (HMC), model predictive control (MPC).

I. INTRODUCTION

Over the past few decades, various hybrid multilevel converters (HMC) [1]-[14] have been proposed and implemented for different applications, especially for the high-power medium-voltage (MV) applications, such as MV motor drives [5]-[7], renewable energy generation systems [8], electric propulsion aircraft [9], etc. The HMC is usually a combination of one or more types of power electronic building blocks (PEBBs). In particular, one group of HMCs containing cascaded floating H-bridges has been extensively studied [10]-[14], due to its capability of boosting the output voltage [10], [11]. It has the potential for MV grid-tied converter or MV

motor drive applications to avoid using high voltage power devices or duplicate PEBBs compared with traditional active neutral-point-clamped (ANPC) converter or T-type converters. Therefore, both the power density and efficiency can be enhanced. More specifically, a hybrid T-type converter with cascaded H-bridge (T-H) is reported in [10], which shares the same features as the ANPC converter with floating H-bridge (ANPC-H) [1], [11]. For these converters, a significant amount of research effort should still be required to develop enhanced control and modulation methods to improve the output power quality and regulate the dc capacitor voltage.

Thanks to the continuous advancement of microprocessors, the model predictive control (MPC) has been increasingly considered as a promising alternative to control the power electronic converters [15]-[20]. The MPC approaches have been proposed and implemented for almost all power electronic applications [20]. Due to their advantages, such as fast dynamic response, the capability of incorporating multiple control objectives, straightforward implementation, and no need for modulator, MPC is much more powerful to tackle the challenge of regulating the dc capacitor voltage in an HMC, compared with traditional linear hierarchical cascade control using multi-carrier pulse-width modulation (MC-PWM) [3], [21], [22].

To ensure the functionality of a power converter, the MPC has to complete a control iteration in the order of tens to hundreds of microseconds. However, the complex multilevel converter topology may lead to an exponentially increased computational burden, which restricts the application of MPC. This is a common challenge for the design of MPC for multilevel converters. For instance, an optimal voltage level MPC for cascaded H-bridge (CHB) converter is proposed in [23], which can reduce the calculation burden from 4^N to $2N+1$, where N is the number of the cascaded H-bridges. An adjacent voltage level MPC is presented in [24], which can also reduce the computational burden but is suitable for scenarios that do not require fast dynamic response. A dc capacitor voltage sorting approach for the modular multilevel converter (MMC) is reported in [25], which can significantly improve the calculation efficiency. In [26], the proposed MPC replaces the time-consuming optimization algorithm by Diophantine equations over the large set of switching combinations to improve the operation efficiency. In [27] and [28], the authors propose a modified sphere decoding algorithm to achieve fast calculation, which reveals significant

This material is based upon work supported by the U.S. Department of Energy's Office of Energy Efficiency and Renewable Energy (EERE) under Solar Energy Technologies Office (SETO) Agreement Number EE0008349.

Y. Li is with the Department of Electrical Engineering, School of Automation, Northwestern Polytechnical University, Xi'an 710129, China and with the Power Electronic Systems Laboratory at Arkansas (PESLA), Department of Electrical Engineering, University of Arkansas, Fayetteville, AR, 72701, USA (e-mail: yl047@uark.edu).

F. Diao and Y. Zhao are with the Power Electronic Systems Laboratory at Arkansas (PESLA), Department of Electrical Engineering, University of Arkansas, Fayetteville, AR, 72701, USA (e-mail: feidiao@uark.edu; yuezhao@uark.edu).

improvement in terms of long-horizon MPC. Furthermore, from the hardware-upgrade point of view, an FPGA based control platform is used for the MPC control of quasi-Z-source inverter in [29], which greatly reduces the control iteration period. However, to control the HMCs, the existing literatures primarily focus on the space vector modulation or MC-PWM [8]-[10], [13], [14]. There is very limited work on the application of MPC for HMCs. In [30], an MPC strategy for an HMC based on ANPC and T-type converter is discussed but only focuses on the single-phase operation without considering computational burden reduction. In addition, the common-mode-voltage (CMV) generated by the fast switching actions of power devices causes common-mode current, which are harmful to the normal operation of converter [31]. Especially for the grid-tied photovoltaic converter and motor drive applications, high CMV can cause problems [32] such as producing over-voltage stresses to the winding insulation, increasing electromagnetic interference and resulting in bearing or leakage current, etc. These problems threaten the motor lifetime [33] and degrade the system reliability [34], [35]. Therefore, the CMV should be reduced simultaneously from the control point of view.

To this end, this paper proposes a solution for the hybrid ANPC-H converter to reduce the computational burden by using a more efficient MPC strategy, namely, a simplified two-stage MPC (ST-MPC), which divides the conventional MPC (C-MPC) into two stages. The first stage selects the voltage vector that has optimal current tracking by geometrical positioning in the complex plane instead of the inefficient exhaustive search algorithm in C-MPC [16], since this geometrical positioning is realized by very simple coordinate transformation and rotation, the computational burden can be dramatically reduced; the objective of the second stage is to evaluate the switching states that satisfy the constraint established by the first stage, i.e., that are subject to the same voltage vector, to select the best one that balances the dc capacitor voltages and reduces the CMV. In this way, not only the operation efficiency is greatly improved, but the best current tracking is guaranteed as well by neglecting the weighting factor for capacitor voltage balancing. The execution time for each control iteration is much shorter compared with the C-MPC. In addition, the geometrical positioning approach in the first stage is generic for an arbitrary multilevel converter with N -level output, thus, this proposed ST-MPC can be applied for both 7- and 9-level operation of the hybrid ANPC-H converter under different dc voltage ratios. Both simulation and experimental results on a silicon carbide (SiC) hybrid ANPC-H converter prototype are presented to validate the feasibility and effectiveness of the proposed control strategy.

II. CIRCUIT ANALYSIS

A. Topology Description

Fig. 1 depicts the configuration of the hybrid ANPC-H converter with RL-load, where R and L are the resistance and inductance of the RL-load, $u_{dc,1}$, $u_{dc,2}$, $u_{dc,a1}$, $u_{dc,b1}$, and $u_{dc,c1}$ are the capacitor voltages of ANPC and H-bridge respectively, $i_{dc,1}$, $i_{dc,2}$ are the currents of the dc-link capacitors, i_a , i_b , and i_c are the three-phase currents, U_{dc} is the dc-source voltage. The three-level ANPC converter transfers all the active power from the dc-source, while the floating H-bridge serves as a voltage supporting stage, through which only reactive power runs. If the dc voltages are regulated as: $u_{dc,1} = u_{dc,2} = U_{dc}/2$, $u_{dc,a1} = u_{dc,b1} = u_{dc,c1} = U_{dc}/4$, the converter output voltage comprises 7 voltage levels: $\pm 3U_{dc}/4$, $\pm U_{dc}/2$, $\pm U_{dc}/4$, and 0; if the dc voltages are maintained as: $u_{dc,1} = u_{dc,2} = U_{dc}/2$, $u_{dc,a1} = u_{dc,b1} = u_{dc,c1} = U_{dc}/6$, the converter can output 9 voltage levels: $\pm 2U_{dc}/3$, $\pm U_{dc}/2$, $\pm U_{dc}/3$, $\pm U_{dc}/6$, and 0. It is evident that the hybrid ANPC-H converter possesses the same physical characteristic as the hybrid T-H converter [10]. Furthermore, the operation limitation of this kind of topology is thoroughly investigated in [10] and [12], and thus, will not be discussed in this paper. The working point that is chosen for the simulation and experiment in this paper is within this limitation.

The switching states, output voltage, and charging effects on floating H-bridge capacitor for 7-level operation and 9-level operation are given in Table I and Table II, respectively. v_j are the output voltage levels, S_{ji} are the switching functions of T_{ji} , which have complementary relations as: $S_{j1} = -S_{j5}$, $S_{j2} = -S_{j3}$, $S_{j4} = -S_{j6}$, $S_{j7} = -S_{j8}$, $S_{j9} = -S_{j10}$, where $j \in \{a, b, c\}$, $i \in \{1, 2, \dots, 10\}$. As it can be seen, there are two redundant switching states for output voltage $\pm U_{dc}/4$ under 7-level operation, which have opposite charging effects on floating H-bridge capacitor, and can be used for capacitor voltage balancing, and there are no redundant switching states under 9-level operation, each output voltage level has only one switching state. Note that all the following control analysis is based on 7-level operation, which is also applicable for the 9-level operation.




Fig. 1. Topology of the hybrid ANPC-H converter with RL-load.

TABLE I
 SWITCHING STATES OF THE HYBRID ANPC-H CONVERTER (7-LEVEL)

Output Voltage (v_j)	S_{jA}	S_{jH}	ANPC			H-bridge		H-bridge Capacitor	
			S_{j1}	S_{j2}	S_{j4}	S_{j7}	S_{j9}	$i_j > 0$	$i_j < 0$
$3U_{dc}/4$ (3)	1	-1	1	1	0	0	1	-	+
$U_{dc}/2$ (2)	1	0	1	1	0	1	1	0	0
$U_{dc}/4$ (1)	1	1	1	1	0	1	0	+	-
0 (0)	0	-1	0	1	1	0	1	-	+
0 (0)	0	0	0	1	1	1	1	0	0
$-U_{dc}/4$ (-1)	0	1	0	1	1	1	0	+	-
$-U_{dc}/2$ (-2)	-1	-1	0	0	1	0	1	-	+
$-U_{dc}/2$ (-2)	-1	0	0	0	1	1	1	0	0
$-3U_{dc}/4$ (-3)	-1	1	0	0	1	1	0	+	-

 TABLE II
 SWITCHING STATES OF THE HYBRID ANPC-H CONVERTER (9-LEVEL)

Output Voltage (v_j)	S_{jA}	S_{jH}	ANPC			H-bridge		H-bridge Capacitor	
			S_{j1}	S_{j2}	S_{j4}	S_{j7}	S_{j9}	$i_j > 0$	$i_j < 0$
$2U_{dc}/3$ (4)	1	-1	1	1	0	0	1	-	+
$U_{dc}/2$ (3)	1	0	1	1	0	1	1	0	0
$U_{dc}/3$ (2)	1	1	1	1	0	1	0	+	-
$U_{dc}/6$ (1)	0	-1	0	1	1	0	1	-	+
0 (0)	0	0	0	1	1	1	1	0	0
$-U_{dc}/6$ (-1)	0	1	0	1	1	1	0	+	-
$-U_{dc}/3$ (-2)	-1	-1	0	0	1	0	1	-	+
$-U_{dc}/2$ (-3)	-1	0	0	0	1	1	1	0	0
$-2U_{dc}/3$ (-4)	-1	1	0	0	1	1	0	+	-

B. Mathematical Model

Using the variables defined in Fig. 1 and assuming that all the dc capacitor voltages are well regulated at their reference values, the mathematical model of the hybrid ANPC-H converter can be given by

$$u_{jo} = L \frac{di_j}{dt} + Ri_j + u_{No} \quad (1)$$

where $j \in \{a, b, c\}$, u_{jo} are the voltage between point j and o , which stand for converter output voltages or pole voltages, u_{No} is equivalent to the CMV u_{cmv} , which can be given by

$$u_{jo} = \frac{U_{dc}}{4} v_j \quad (2)$$

$$u_{cmv} = u_{No} = \frac{1}{3}(u_{ao} + u_{bo} + u_{co}) \quad (3)$$

where $v_j \in \{-3, \dots, 0, 1, \dots, 3\}$. Defining switching functions of ANPC converter and H-bridge as S_{jA} and S_{jH} yields

$$v_j = 2S_{jA} - S_{jH} \quad (4)$$

$$u_{jo} = \frac{U_{dc}}{4}(2S_{jA} - S_{jH}) \quad (5)$$

where S_{jA} and $S_{jH} \in \{-1, 0, 1\}$, which refers to the negative, zero, and positive output voltage of ANPC converter and H-bridge, respectively.

By applying Clarke's Transformation T_1 to (1), the CMV component in mathematical model is neglected as

$$\mathbf{u} = L \frac{d\mathbf{i}}{dt} + \mathbf{i}R \quad (6)$$

where $\mathbf{u} = [u_\alpha \ u_\beta]^T$ and $\mathbf{i} = [i_\alpha \ i_\beta]^T$, which are converter voltage and phase current vectors in $\alpha\beta$ -coordinate respectively, and T_1 is defined as

$$T_1 = \begin{bmatrix} 1 & -1/2 & -1/2 \\ 0 & \sqrt{3}/2 & -\sqrt{3}/2 \end{bmatrix}. \quad (7)$$

The mathematical models of the dc-link and H-bridge capacitors are given by

$$i_{dc_1} = C \frac{du_{dc_1}}{dt} \quad (8)$$

$$i_{dc_2} = C \frac{du_{dc_2}}{dt} \quad (9)$$

$$S_{jH} i_j = C_1 \frac{du_{dc_j1}}{dt}. \quad (10)$$

The neutral point current can be obtained by subtracting (9) from (8) as

$$i_o = i_{dc_1} - i_{dc_2} = C \frac{d\Delta u_{dc}}{dt} \quad (11)$$

where $\Delta u_{dc} = u_{dc_1} - u_{dc_2}$, and i_o can be calculated by

$$i_o = H_a i_a + H_b i_b + H_c i_c \quad (12)$$

where variables H_j , which depend on the switching function of the ANPC converter, are defined as

$$H_j = \begin{cases} 1, & S_{jA} = 0 \\ 0, & S_{jA} \neq 0 \end{cases}. \quad (13)$$

Then the discrete-time model of the system can be obtained by applying Euler Forward Approximation to (6), (10), and (11) as

$$\mathbf{i}(k+1) = \frac{T_s}{L} \mathbf{u}(k) + \left(1 - \frac{RT_s}{L}\right) \mathbf{i}(k) \quad (14)$$

$$u_{dc_j1}(k+1) = S_{jH} \frac{T_s}{C_1} i_j(k) + u_{dc_j1}(k) \quad (15)$$

$$\Delta u_{dc}(k+1) = \frac{T_s}{C} i_o(k) + \Delta u_{dc}(k) \quad (16)$$

where T_s is the sampling period (or updating period), $\mathbf{u}(k)$ and $\mathbf{i}(k)$ are the converter output voltage and phase current vector at time instant k , $\mathbf{i}(k+1)$ is the predicted phase current vector at time instant $k+1$, $i_j(k)$, $u_{dc_j1}(k)$, $i_o(k)$, and $\Delta u_{dc}(k)$ are the sampled phase current, capacitor voltage, neutral point current and deviation of the two dc-link capacitor voltages at time instant k , $u_{dc_j1}(k+1)$ and $\Delta u_{dc}(k+1)$ are the predicted H-bridge capacitor voltages and predicted deviation of the two dc-link capacitor voltages at time instant $k+1$. For the CMV, the $k+1$ instant can be assumed to be equivalent to k instant, based on (3) and (5), the discretized model of CMV can be given by

$$u_{cmv}(k+1) = \frac{1}{3}[u_{ao}(k) + u_{bo}(k) + u_{co}(k)] \quad (17)$$

where u_{jo} ($j \in \{a, b, c\}$) are converter output voltages at time instant k , which can be given by

$$u_{jo}(k) = \frac{U_{dc}}{4}(2S_{jA} - S_{jH}). \quad (18)$$

III. SIMPLIFIED TWO-STAGE MODEL PREDICTIVE CONTROL

A. ST-MPC Architecture

For the hybrid ANPC-H converter, the conventional MPC (C-MPC) strategy [17] should evaluate totally $9^3 = 729$ switching states within one sampling period, which makes it computationally impractical. In addition, to address the trade-off between capacitor voltage balancing and reference current tracking, the weighting factors should be carefully tuned, which may affect the output current quality. To solve these problems, the proposed ST-MPC approach divides the MPC scheme into two stages, i.e., the first stage aims at finding the voltage vector that has optimal current tracking effect, thus, the best current tracking is guaranteed and the weighting factor for capacitor voltage balancing and reference current tracking is neglected, and the second stage selects the optimal switching state among all the switching states that satisfy the constraints set by the first stage, which are subject to the same voltage vector, to balance the dc capacitor voltages and mitigate the CMV. Fig. 2 depicts the overall architecture of the proposed ST-MPC strategy.

B. Stage I: Optimal Voltage Vector Positioning

All the switching states of the hybrid ANPC-H converter form a hexagon with 127 voltage vectors in $\alpha\beta$ -coordinate, as shown in Fig. 3 with each dot representing a voltage vector. Each voltage vector has its own impact on current tracking. To determine the optimal voltage vector $\mathbf{u}_{opt}(k)$ in terms of the current tracking performance at the time instant k , the following prediction model can be established by replacing predicted current in (15) with reference current $\mathbf{i}^*(k+1)$ at the $k+1$ instant (note that $\mathbf{i}^*(k+1)$ can be obtained by Lagrange Extrapolation approach [17]):

$$\mathbf{u}^*(k) = \frac{L}{T_s} \mathbf{i}^*(k+1) + \left(R - \frac{L}{T_s} \right) \mathbf{i}(k) \quad (19)$$

where $\mathbf{u}^*(k)$ represents the reference voltage vector that forces the actual current to exactly track the reference current $\mathbf{i}^*(k+1)$. Subsequently, Stage I becomes a searching problem, i.e., to search for the voltage vector closest to the reference voltage vector, which is the optimal voltage vector $\mathbf{u}_{opt}(k)$.

Fig. 3 demonstrates the space voltage vectors of the hybrid ANPC-H converter along with the reference voltage vector $\mathbf{u}^*(k)$ in $\alpha\beta$ -coordinate. To simplify the analysis, all the voltage vectors in the $\alpha\beta$ -coordinate are converted to per-unit values, i.e., u_{j0} are per-unit values equal to output voltage levels v_j , and $\mathbf{u}^*(k)$ is also normalized to per-unit value by $U_{dc}/4$ as $\mathbf{u}^*(k) = [V_\alpha \ V_\beta]^T$. As it can be seen, space voltage vectors are divided into six sectors. The optimal voltage vector $\mathbf{u}_{opt}(k)$ is the one that the reference voltage vector $\mathbf{u}^*(k)$ locates in its surrounding hexagon (SH), which is formed by six vertices that have identical distance to this voltage vector. Therefore, the optimization problem of Stage I is directly transformed into a geometrical positioning problem in the complex plane.

For an arbitrary reference voltage vector which rotates in the complex plane, this geometrical positioning problem can




Fig. 2. Overall architecture of the proposed ST-MPC strategy.




Fig. 3. Rotation of the reference voltage vector in $\alpha\beta$ -coordinate.

be equivalently performed in Sector 1 by rotating the reference voltage vectors in other sectors clockwise by multiples of $\pi/3$. Fig. 3 depicts the rotation of the reference voltage vector and its equivalent counterpart in Sector 1. Assuming that the initial angle of the reference voltage vector is in the range $\theta \in [0, 2\pi)$, which can be expressed by

$$\theta = \begin{cases} \arccos\left(V_\alpha / \sqrt{V_\alpha^2 + V_\beta^2}\right), & V_\beta \geq 0 \\ 2\pi - \arccos\left(V_\alpha / \sqrt{V_\alpha^2 + V_\beta^2}\right), & V_\beta < 0 \end{cases} \quad (20)$$

Therefore, the sector number S can be calculated by rounding down function as

$$S = \left\lfloor \frac{3\theta}{\pi} \right\rfloor + 1 \quad (21)$$

where the first term on the right means the greatest integer that is not greater than $3\theta/\pi$. The angle and coordinate of an arbitrary reference vector $\mathbf{u}^*(k)$ when rotated to Sector 1 can be given by

$$\theta_1 = \theta - \frac{\pi}{3} \left[\frac{3\theta}{\pi} \right] \quad (22)$$

$$\begin{cases} V_{\alpha 1} = \sqrt{V_{\alpha}^2 + V_{\beta}^2} \cos \theta_1 \\ V_{\beta 1} = \sqrt{V_{\alpha}^2 + V_{\beta}^2} \sin \theta_1 \end{cases} \quad (23)$$

where $\mathbf{u}_1^*(k) = [V_{\alpha 1} \ V_{\beta 1}]$, which refers to the rotated reference voltage vector in Sector 1, θ_1 is the angle in Sector 1.

Then, to obtain an integer coordinate system, the $\alpha\beta$ -coordinate is transformed into $120^\circ gh$ -coordinate [36] by using the following transformation equation:

$$\begin{bmatrix} \alpha \\ \beta \end{bmatrix} = \begin{bmatrix} 1 & -1/2 & -1/2 \\ 0 & \sqrt{3}/2 & -\sqrt{3}/2 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} \quad (24)$$

$$\begin{bmatrix} g \\ h \end{bmatrix} = \begin{bmatrix} 1 & 1/\sqrt{3} \\ 0 & 2/\sqrt{3} \end{bmatrix} \begin{bmatrix} \alpha \\ \beta \end{bmatrix} \quad (25)$$

where $g, h \in \{-6, \dots, 0, 1, \dots, 6\}$, which are the coordinates of the space voltage vectors in $120^\circ gh$ -coordinate.

Furthermore, to make the vertices of the SH have integer coordinates, the $120^\circ gh$ -coordinate is transformed into $120^\circ mn$ -coordinate by rotating the $120^\circ gh$ -coordinate clockwise by 30° , the transformation equation is given by

$$\begin{bmatrix} m \\ n \end{bmatrix} = \begin{bmatrix} 2 & -1 \\ 1 & 1 \end{bmatrix} \begin{bmatrix} g \\ h \end{bmatrix} \quad (26)$$

where $m, n \in \{-12, \dots, 0, 1, \dots, 12\}$, which are the coordinates of the space voltage vectors in $120^\circ mn$ -coordinate. Similarly, the reference voltage vector $[V_{\alpha 1} \ V_{\beta 1}]^T$ in Sector 1 can also be converted to $[V_{g1} \ V_{h1}]^T$ and $[V_{m1} \ V_{n1}]^T$ in $120^\circ gh$ - and mn -coordinate respectively. In this way, trigonometric functions are replaced by algebraic operation, hence the calculation process is tremendously simplified.

For simplicity, the switching functions of the hybrid ANPC-H converter can be defined as $[S_a \ S_b \ S_c]$, in which $S_j = v_j + 3$, $S_j \in \{0, 1, \dots, 6\}$. Fig. 4 shows the switching functions and space voltage vectors of Sector 1 in $120^\circ gh$ - and mn -coordinate. By defining the switching function with the smallest value as the basic switching function of one particular space voltage vector, the other redundant switching functions of this voltage vector can be obtained by integer step-increment of the basic switching function in $120^\circ gh$ -coordinate. The positioning process can now be performed in two steps as explained in the following paragraphs.

Step 1: Locating in $120^\circ gh$ -coordinate:

Fig. 5 illustrates the positioning process of the reference voltage vector in $120^\circ gh$ -coordinate. The basic vector of the reference voltage vector, defined as basic vector in gh -coordinate (BV-GH), can be given by

$$\begin{bmatrix} g_0 \\ h_0 \end{bmatrix} = \begin{bmatrix} \lfloor V_{g1} \rfloor \\ \lfloor V_{h1} \rfloor \end{bmatrix}. \quad (27)$$

Then the basic switching function of this basic vector can be given by $[g_0 \ h_0 \ 0]$. As it can be seen in Fig. 5(b), the reference




Fig. 4. Switching functions and space voltage vectors in Sector 1.




Fig. 5. Reference voltage vector in $120^\circ gh$ - and mn -coordinate. (a) Space voltage vectors in Sector 1. (b) Two types of switching triangles.

vector possibly locates in either triangle A or B, namely, type A or B, the vertices of which can be obtained by integer step-increment of the basic vector coordinate. These vertices encompass a parallelogram which is composed of triangle A and B. The following criterion can be applied for further positioning of the reference vector:

$$\mathbf{u}_1^*(k) \in \begin{cases} \text{A, } V_{g1} - V_{h1} \leq g_0 - h_0 \\ \text{B, } V_{g1} - V_{h1} > g_0 - h_0 \end{cases}. \quad (28)$$

Step 2: Locating in $120^\circ mn$ -coordinate:

Fig. 6 illustrates the step 2 of the positioning procedure to locate the reference vector in the $120^\circ mn$ -coordinate. As illustrated in Fig. 6(a), there are in total six parallelograms (I-




Fig. 6. Reference voltage vector in $120^\circ gh$ - and mn -coordinate. (a) Space voltage vectors and vectors of the SH vertices in Sector 1. (b) Six types of switching parallelograms.

VI) overlapping with triangle A and B in $120^\circ mn$ -coordinate, whose vertices consist of space voltage vectors and vertices of the SH. The parallelograms I, II, III, and IV overlap with triangle A, while parallelograms III, IV, V, and VI overlap with triangle B. Moreover, the vertices of parallelogram I and VI contain two voltage vectors while the vertices of parallelogram II, III, IV, and V only contain one voltage vectors, which means I and VI belong to two aforementioned SHs and hence more positioning procedure is needed, while II, III, IV, and V belong to one single SH and thus the optimal voltage vector $u_{opt}(k)$ can be directly selected.

In order to get the coordinates of these parallelograms, the BV-GH ($[g_0 \ h_0]^T$) of the reference voltage vector should be transformed into $120^\circ mn$ -coordinate by:

$$\begin{bmatrix} m_0 \\ n_0 \end{bmatrix} = \begin{bmatrix} 2 & -1 \\ 1 & 1 \end{bmatrix} \begin{bmatrix} g_0 \\ h_0 \end{bmatrix} \quad (29)$$

where $[m_0 \ n_0]^T$ is the coordinate of the BV-GH in $120^\circ mn$ -coordinate. As demonstrated in Fig. 6(b), the space vectors of the vertices of the aforementioned parallelogram I-VI in $120^\circ mn$ -coordinate can be readily obtained by integer arithmetic based on $[m_0 \ n_0]^T$. Similarly, the basic vector in $120^\circ mn$ -coordinate (BV-MN) can be calculated by rounding down function as

$$\begin{bmatrix} m_1 \\ n_1 \end{bmatrix} = \begin{bmatrix} \lfloor V_{m1} \rfloor \\ \lfloor V_{n1} \rfloor \end{bmatrix}. \quad (30)$$

Therefore, the criterion for determining the parallelograms can be expressed as follows:

if $u_1^*(k) \in A$,

$$u_1^*(k) \in \begin{cases} \text{I, } V_{m1} \in (m_0 - 1, m_0] \& V_{n1} \in (n_0, n_0 + 1] \\ \text{II, } V_{m1} \in (m_0 - 1, m_0] \& V_{n1} \in (n_0 + 1, n_0 + 2] \\ \text{III, } V_{m1} \in (m_0, m_0 + 1] \& V_{n1} \in (n_0, n_0 + 1] \\ \text{IV, } V_{m1} \in (m_0, m_0 + 1] \& V_{n1} \in (n_0 + 1, n_0 + 2] \end{cases} \quad (31)$$

if $u_1^*(k) \in B$,

$$u_1^*(k) \in \begin{cases} \text{III, } V_{m1} \in (m_0, m_0 + 1] \& V_{n1} \in (n_0, n_0 + 1] \\ \text{IV, } V_{m1} \in (m_0, m_0 + 1] \& V_{n1} \in (n_0 + 1, n_0 + 2] \\ \text{V, } V_{m1} \in (m_0 + 1, m_0 + 2] \& V_{n1} \in (n_0, n_0 + 1] \\ \text{VI, } V_{m1} \in (m_0 + 1, m_0 + 2] \& V_{n1} \in (n_0 + 1, n_0 + 2] \end{cases}. \quad (32)$$

To further locating the reference vector to triangles within the parallelograms, the following criterion can be applied:

$$u_1^*(k) \in \begin{cases} x\text{-A, } V_{m1} - V_{n1} \leq m_1 - n_1 \\ x\text{-B, } V_{m1} - V_{n1} > m_1 - n_1 \end{cases} \quad (33)$$

where $x \in \{\text{I, II, \dots, VI}\}$.

After the location of the reference vector is determined, the basic switching function $S_1(k)$ of the optimal voltage vector $u_{opt}(k)$ can be expressed according to Fig. 5(b) as

$$S_1(k) = \begin{cases} [g_0 \ h_0 + 1 \ 0], & u_1^*(k) \in \{\text{I-A, II}\} \\ [g_0 \ h_0 \ 0], & u_1^*(k) \in \{\text{I-B, III}\} \\ [g_0 + 1 \ h_0 + 1 \ 0], & u_1^*(k) \in \{\text{VI-A, IV}\} \\ [g_0 + 1 \ h_0 \ 0], & u_1^*(k) \in \{\text{VI-B, V}\} \end{cases} \quad (34)$$

where $S_1(k) = [S_{a1} \ S_{b1} \ S_{c1}]$. If $S_{a1} > 6$, as illustrated in Fig. 6(a), which means that the reference vector locates beyond Sector 1 (but still within the first $\pi/3$ angle), then the actual optimal voltage vector must be shifted to the furthest layer of the space voltage vector in Sector 1, which should be the nearest voltage vector to the reference vector. The specific expression for the basic switching function of the optimal voltage vector when $S_{a1} > 6$ can then be given as follows:

if $u_1^*(k) \in \{\text{I-A, II-B, III-B, IV-B, V-B, VI-A}\}$,

$$S_1(k) = \begin{bmatrix} 6 \\ S_{b1} - (S_{a1} - 6) + \lfloor (S_{a1} - 6)/2 \rfloor \\ 0 \end{bmatrix}^T \quad (35)$$

if $u_1^*(k) \in \{\text{I-B, II-A, III-A, IV-A, V-A, VI-B}\}$,

$$S_1(k) = \begin{bmatrix} 6 \\ S_{b1} - \lfloor (S_{a1} - 6)/2 \rfloor \\ 0 \end{bmatrix}^T \quad (36)$$

where the value of S_{a1} and S_{b1} are subject to (35). At this time, if $S_{b1} < 0$, $S_1(k) = [6 \ 0 \ 0]$; if $S_{b1} > 6$, $S_1(k) = [6 \ 6 \ 0]$.

Consequently, the reference voltage vector can be positioned wherever it is in the whole complex plane.

The above expressions for basic switching functions can be interpreted as follows: when reference vector is outside of Sector 1, the nearest voltage vector is determined by whether the reference vector locating in the perpendicular zone of the voltage vector stretching to the direction of the coordinate, as depicted in Fig. 6(a). It is noteworthy that the positioning of the reference vector outside of Sector 1 is of great significance especially when the converter works at transient state, when the calculated reference may exceed the boundary of Sector 1. Once the basic switching function in Sector 1 is obtained, the basic switching functions in other five sectors can be easily derived by the relationship exhibited in Table III.

C. Stage II: Switching State Selection

Once the basic switching function $S_1(k) = [S_{a1} S_{b1} S_{c1}]$ is determined in Stage I, Stage II aims at selecting the optimal switching state, which is subject to the switching function obtained in Stage I, to balance dc capacitor voltage and simultaneously reduce the CMV. This is realized by minimizing the error between desired value and the predicted one. Therefore, the cost functions for MPC Stage II can be given by

$$J_j = \left\| u_{dc_j1}(k+1) - \frac{U_{dc}}{4} \right\|_2^2 \quad (37)$$

$$J_{dc} = \left\| \Delta u_{dc}(k+1) \right\|_2^2 \quad (38)$$

$$J_{cmv} = \left\| u_{cmv}(k+1) \right\|_2^2 \quad (39)$$

The total cost function J is the summation of the above cost functions:

$$J = J_a + J_b + J_c + J_{dc} + \lambda J_{cmv} \quad (40)$$

where λ ($0 \leq \lambda \leq 1$) is the weighting factor for CMV. To date, the tuning of weighting factor is still based on heuristic approach. Even though there are several studies available on the weighting factor selection, but still, it is an open question for researchers [18], [19]. Since there is a trade-off between dc capacitor voltage balancing and CMV reduction, the greater λ is, the severer the dc voltage fluctuation is. According to general industry standard [37], the limitation for weighting factor is that the dc capacitor voltage fluctuation ratio should be $\varepsilon \leq 5\%$ (ε represents the fluctuation ratio of the H-bridge dc voltage, which is selected as the indicator of the capacitor voltage fluctuation in this paper), which means that when adjusting λ , ε cannot exceed 5%.

The variables at time instant $k+1$ can be found in (14)-(17). Therefore, the optimization problem can be described as follows

$$\begin{cases} \min_{S_{jA}, S_{jH}} J \\ s.t. \quad 2S_{jA} - S_{jH} = S_j + i \\ i \in [0, 1, \dots, 6 - S_a] \end{cases} \quad (41)$$

TABLE III
SWITCHING FUNCTION RELATIONSHIPS IN VARIOUS SECTORS

Sector	Phase A	Phase B	Phase C
1	S_{a1}	S_{b1}	S_{c1}
2	$S_{a1}-S_{b1}$	S_{a1}	0
3	0	S_{a1}	S_{b1}
4	0	$S_{a1}-S_{b1}$	S_{a1}
5	S_{b1}	0	S_{a1}
6	S_{a1}	0	$S_{a1}-S_{b1}$

where i serves as an indicator for all the redundant switching states of the optimal voltage vector. For the first layer of the space voltage vector, which has the maximum redundant switching functions of 6, there are totally 14 switching states that needs to be evaluated in Stage II. For the other layers, the evaluation amount should be less than 14. Therefore, the calculation burden is dramatically decreased compared with the classical MPC, which has an evaluation amount of $9^3 = 729$. Apparently, this proposed ST-MPC strategy can also be easily applied for the 9-level operation, in which there are maximum 8 switching states that need to be evaluated in Stage II.

IV. SIMULATION RESULTS

To evaluate the performance of the proposed ST-MPC for the hybrid ANPC-H converter, a simulation model is built up in MATLAB/Simulink. The schematic of the converter is identical to that in Fig. 1, and the system parameters for the ST-MPC are given in Table IV. Figs. 7-9 are the simulation results of 7-level operation of the hybrid ANPC-H converter. Since the C-MPC is computationally impractical, a modified conventional MPC (MC-MPC) is presented to compare with the proposed ST-MPC, which evaluates all the switching states of the three voltage vectors that encompass the reference voltage vector (as depicted in Fig. 5). Note that the 7-level operation is similar to the 9-level one, therefore, only the comparisons for the 7-level scenario are demonstrated below. In addition, since the only difference between this MC-MPC and the proposed ST-MPC is the current tracking approach in the first stage, which results in different execution times but the same performance in terms of CMV and dynamic response, the comparisons only focus on the steady-state performance.

TABLE IV
SYSTEM PARAMETERS FOR ST-MPC

Description	Variable	Simulation	Experiment
Load inductance	L	4 mH	4 mH
Load resistance	R	10 Ω	10 Ω
DC-link capacitance	C	240 μF	240 μF
H-bridge capacitance	C_1	200 μF	200 μF
DC-link voltage	U_{dc}	180 V	180 V
H-bridge dc voltage (7-level)	u_{dc_j1}	45 V	45 V
H-bridge dc voltage (9-level)	u_{dc_j1}	30 V	30 V
Sampling frequency	f_s	40 kHz	40 kHz
Dead time	T_d	-	1 μs
Fundamental frequency	f	60 Hz	60 Hz

Fig. 7(a) and (b) are the steady-state performance of the ST-MPC with and without CMV reduction, respectively. As it can be seen, the phase voltage has 7 levels and the line voltage has 9 levels, the phase voltages with CMV reduction have fewer

switching actions compared with phase voltages without CMV reduction. In addition, the reduction of CMV can lead to an obvious increase on the dc capacitor voltage fluctuation, which indicates the trade-off between CMV reduction and the dc capacitor voltage balancing. This can also be interpreted as: part of the CMV can be utilized for dc capacitor voltage regulating, the dc voltage regulation and the CMV reduction will finally reach a compromise.




Fig. 7. Steady-state performance (7-level). (a) ST-MPC without CMV reduction ($\lambda=0$, $\epsilon=0.03\%$). (b) ST-MPC with CMV reduction ($\lambda=0.023$, $\epsilon=5\%$)

Fig. 8 shows the transient-state performance of the ST-MPC, where the reference current drops to half at 0.221 s and restores at 0.254 s. As it can be seen, the dc capacitor voltages are well maintained and the dynamic response is very fast. It can also be noticed that the fast-dynamic is secured by the rapid movement of the reference vector in complex plane, which is manifested by the line voltage surge at the changing time instant. It is noteworthy that since the transition time is intentionally set to the peak value point, this voltage surge reaches the maximum point that it can be, which is the

extreme scenario. In addition, this voltage spike can be mitigated by selecting the adjacent vector of the reference vector, but the dynamic response will be compromised.

Figs. 9 and 10 illustrate the comparison of the current THD performance and average switching frequency versus current amplitude under different power factors (PFs): 0.99 and 0.55, the average switching frequency is calculated by averaging the real switching frequency of each power switch. When applying the parameters in Table IV, PF=0.99, when load resistance $R=1 \Omega$, then PF=0.55. As exhibited, the MC-MPC and ST-MPC under 20 kHz sampling frequency are almost the same, the current THD of the ST-MPC under 40 kHz sampling frequency is superior to that of the MC-MPC under 20 kHz sampling frequency, but the average switching frequency is higher. It is also noteworthy that although the switching frequency of silicon IGBTs is usually kept at 1 kHz to 2 kHz for high power multilevel converters [37], the switching frequency of SiC MOSFETs can be as high as 4 kHz to 40 kHz with proper busbar and cooling system design [38]-[41].

The power loss analysis is performed using the method described in [41]. Figs. 11 and 12 show the power loss breakdown and efficiency comparison between ST-MPC and MC-MPC by using the loss data of a SiC MOSFET device (C2M0160120D, 1.2 kV, 19 A, 160 m Ω from CREE/Wolfspeed) [42], which is also used in the experimental prototype. As it can be seen from Fig. 11, the conduction loss contributes to the vast majority of the loss while the switching loss is very low, this is also the reason that the efficiency curves in Fig. 12 are almost the same under both 40 kHz and 20 kHz sampling frequency, although the average switching frequency doubles. Since the adopted MOSFET has a comparatively high on-state resistance (approximately 160 m Ω), the conduction loss is relatively high and the efficiency is not very high. In addition, because of the smaller resistance under PF=0.55 scenario, the converter output voltage is smaller and thus the output voltage level is less, which leads to a different efficiency curve.




Fig. 8. Transient-state performance of the ST-MPC (7-level).




Fig. 9. Current THD of the ST-MPC and MC-MPC (7-level). (a) PF=0.99. (b) PF=0.55.




Fig. 10. Average switching frequency of the ST-MPC and MC-MPC (7-level). (a) PF=0.99. (b) PF=0.55.




Fig. 11. Power loss comparison (7-level). (a) PF=0.99. (b) PF=0.55.




Fig. 12. Efficiency comparison (7-level). (a) PF=0.99. (b) PF=0.55.

Fig. 13(a) and (b) are the 9-level operation of the hybrid ANPC-H converter under the proposed ST-MPC strategy at the steady- and transient-state, respectively. As it can be seen, similar to the 7-level operation in Figs. 7 and 8, the dc capacitor voltages are also well regulated and the dynamic response is very fast too. This indicates that the proposed ST-MPC strategy is applicable for both 7- and 9-level operation of the hybrid ANPC-H converter. Fig. 14 shows the current THD and average switching frequency of the ST-MPC under 9-level operation. It is obvious that the THD is lower compared with 7-level scenario. In Fig. 15, the operation limitation of the hybrid ANPC-H converter with the proposed ST-MPC method

is obtained using simulation study. The modulation index, which is defined as the ratio of the output voltage amplitude to the virtual dc-link voltage $3U_{dc}/4$, is used as the horizontal axis, while the vertical axis is the power factor. For all the operation circumstances enclosed by the solid line, the voltages across the dc capacitors can be well regulated to their reference values. While for the conditions beyond the solid line, the voltages of the dc capacitors drift away from their reference values. This result is in accordance with the analysis presented in [10] and [12]. As the operation limitation is the inherent characteristic of this kind of three-level converter with cascaded floating H-bridge topology, the 9-level scenario is expected to have the same limitation as the 7-level scenario.





Fig. 13. Steady- and transient-state performance of the ST-MPC (9-level). (a) Steady-state performance. (b) Transient-state performance.




Fig. 14. Current THD performance and average switching frequency of the ST-MPC (9-level).




Fig. 15. Operation limitation of the hybrid ANPC-H converter at 7-level operation using the proposed ST-MPC.

V. EXPERIMENTAL RESULTS

To further verify the proposed ST-MPC strategy by real-world experiment, an all-SiC hybrid ANPC-H converter prototype is constructed in the laboratory by using SiC MOSFET (C2M0160120D) from CREE/Wolfspeed. The parameters of the system are also given in Table IV. Fig. 16 demonstrates the experimental setup of the hybrid ANPC-H converter. The dSpace MicroLabBox is used for control and Intel Max-10 FPGA is adopted for gating signal generation. The gating signals are transferred through optic fibers from FPGA to gate driver in to enhance the immunity to the electromagnetic interference (EMI). The RL load and the dc source that feeding the dc-link are not exhibited in the picture.




Fig. 16. Experimental setup of the hybrid ANPC-H converter prototype.

Fig. 17 demonstrates the comparison of the turnaround time among the three methods, where the turnaround time is measured in dSpace using the real-time mode. Apparently, the C-MPC consumes significantly longer time than the other two approaches, which is impossible to implement in practical conditions. As it can be seen, the MC-MPC consumes $32 \mu\text{s}$ to complete one control iteration, while the ST-MPC only takes $16 \mu\text{s}$ to finish the control algorithm. Therefore, the MC-MPC can theoretically be implemented at sampling frequency no higher than 30 kHz , while the proposed ST-MPC can theoretically be performed at maximum sampling frequency of 60 kHz . Fig. 18 (a) exhibits the experimental waveforms of the MC-MPC with a sampling frequency of 20 kHz . As it can be seen, the switching frequency is much lower compared

with the ST-MPC waveforms in Fig. 18(b). Fig. 19 shows the steady-state performance with and without CMV reduction, while Fig. 20 demonstrates the transient-state performance, both under 7-level operation. As it can be seen from Fig. 19, the dc voltages are well regulated and there is an obvious dc voltage fluctuation increase when CMV reduction is applied, which is in accordance with the simulation. As it can be seen from Fig. 20, the dynamic response is fast. These results are in consistence with the simulation results. Fig. 21 exhibits the 9-level operation of the hybrid ANPC-H converter. As it can be seen, the dc capacitor voltages are also well regulated and the dynamic response is very fast.




Fig. 17. Turnaround time comparison (7-level).




Fig. 18. Steady-state performance of MC-MPC and ST-MPC (7-level, without CMV reduction). (a) MC-MPC. (b) ST-MPC.




Fig. 19. Steady-state performance of the ST-MPC (7-level). (a) With CMV reduction. (b) Without CMV reduction.




Fig. 20. Transient-state performance of the ST-MPC (7-level). (a) Transient-state performance. (b) Reference and actual current.

Fig. 22 shows the comparison of the current THD under different PFs. As it can be seen, the current THD of the ST-

MPC under 40 kHz sampling frequency is much better than that of the ST-MPC and MC-MPC under 20 kHz sampling frequency, while the THD of the ST-MPC and MC-MPC are almost the same. This THD reduction is mainly resulted by the doubled sampling frequency used by ST-MPC, which is enabled by the high computational efficiency of the proposed ST-MPC.




Fig. 21. Steady- and transient-state performance of the ST-MPC (9-level). (a) Steady-state performance. (b) Transient-state performance.




Fig. 22. Current THD performance of the ST-MPC and MC-MPC (7-level). (a) PF=0.99. (b) PF=0.55.

VI. CONCLUSION

This paper proposes an ST-MPC strategy for a hybrid ANPC-H converter. The first stage of the proposed ST-MPC is to accomplish the optimal voltage vector selection by geometrical positioning in the complex plane, which is realized by simple coordinate transformation and rotation, while the second stage selects the best switching state that can balance the dc capacitor voltages and reduce the CMV. The computational efficiency is significantly improved compared with the C-MPC and the best current tracking is secured by neglecting weighting factor for dc capacitor voltage balancing. In addition, the geometrical positioning approach in the first stage is generic for an arbitrary multilevel converter with N -level output, thus, this proposed ST-MPC can be applied for both 7- and 9-level operation of the hybrid ANPC-H converter under different dc voltage ratios. Finally, both simulation and experimental results performed on an all-SiC hybrid ANPC-H converter prototype validate the feasibility and effectiveness of the proposed control strategy.

REFERENCES

- [1] J. Zhang, S. Xu, Z. Din, and X. Hu, "Hybrid multilevel converters: topologies, evolutions and verifications," *Energies*, vol. 12, no. 4, p. 615, Feb. 2019.
- [2] Y. P. Siwakoti, A. Mahajan, D. J. Rogers, and F. Blaabjerg, "A novel seven-level active neutral-point-clamped converter with reduced active

- switching devices and dc-link voltage," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 10492–10508, Nov. 2019.
- [3] H. Tian and Y. W. Li, "An active capacitor voltage balancing method for seven-level hybrid clamped (7L-HC) converter in motor drives," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2372–2388, Mar. 2020.
- [4] S. Xu, J. Zhang, X. Hu, and Y. Jiang, "A novel hybrid five-level voltage source converter based on T-type topology for high-efficiency applications," *IEEE Trans. Ind. Appl.*, vol. 53, no. 5, pp. 4730–4743, Sep./Oct. 2017.
- [5] Z. Zheng, K. Wang, L. Xu, and Y. Li, "A hybrid cascaded multilevel converter for battery energy management applied in electric vehicles," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3537–3546, Jul. 2014.
- [6] R. V. Nair, S. A. Rahul, R. S. Kaarthik, A. Kshirsagar, and K. Gopakumar, "Generation of higher number of voltage levels by stacking inverters of lower multilevel structures with low voltage devices for drives," *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 52–59, Jan. 2017.
- [7] K. Wang, Z. Zheng, D. Wei, B. Fan, and Y. Li, "Topology and capacitor voltage balancing control of a symmetrical hybrid nine-level inverter for high-speed motor drives," *IEEE Trans. Ind. Appl.*, vol. 53, no. 6, pp. 5563–5572, Nov./Dec. 2017.
- [8] J. Li, S. Bhattacharya, and A. Q. Huang, "A new nine-level active NPC (ANPC) converter for grid connection of large wind turbines for distributed generation," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 689–702, Jan. 2018.
- [9] M. Abarzadeh and H. M. Kojabadi, "A static ground power unit based on the improved hybrid active neutral-point-clamped converter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 12, pp. 7792–7803, Dec. 2016.
- [10] H. Yu, B. Chen, W. Yao, and Z. Lu, "Hybrid seven-level converter based on T-type converter and H-bridge cascaded under SPWM and SVM," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 689–702, Jan. 2018.
- [11] V. Dargahi, A. K. Sadigh, K. A. Corzine, J. H. Enslin, J. Rodriguez, and F. Blaabjerg, "A new control technique for improved active-neutral-point-clamped (I-ANPC) multilevel converters using logic-equations approach," *IEEE Trans. Ind. Appl.*, vol. 56, no. 1, pp. 488–497, Jan./Feb. 2020.
- [12] S. R. Pulikanti, G. Konstantinou, and V. G. Agelidis, "Hybrid seven-level cascaded active neutral-point-clamped-based multilevel converter under SHE-PWM," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 4794–4804, Nov. 2013.
- [13] T. T. Davis and A. Dey, "Investigation on extending the DC bus utilization of a single-source five-level inverter with single capacitor-fed H-bridge per phase," *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2914–2922, Mar. 2019.
- [14] T. T. Davis and A. Dey, "A neutral point voltage balancing scheme with improved transient performance for 5-level ANPC and TNPC inverters," *IEEE Trans. Power Electron.*, vol. 34, no. 12, pp. 12513–12523, Dec. 2019.
- [15] S. Kouro, P. Cortes, R. Vargas, U. Ammann, and J. Rodriguez, "Model predictive control: A simple and powerful method to control power converters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 1826–1838, Jun. 2009.
- [16] T. Geyer, *Model predictive control of high power converters and industrial drives*, Chichester, West Sussex, UK: Wiley, 2017.
- [17] J. Rodriguez and P. Cortes, *Predictive control of power converters and electrical drives*, Chichester, West Sussex, UK: Wiley, 2012.
- [18] S. Vazquez, J. Rodriguez, M. Rivera, L. G. Franquelo, and M. Norambuena, "Model predictive control for power converters and drives: advances and trends," *IEEE Trans. Ind. Electron.*, vol. 64, no. 2, pp. 935–947, Feb. 2017.
- [19] A. Dekka, B. Wu, V. Yaramasu, R. L. Fuentes, and N. R. Zargari, "Model predictive control of high-power modular multilevel converters—an overview," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 168–183, March 2019.
- [20] S. Vazquez *et al.*, "Model predictive control: A review of its applications in power electronics," *IEEE Ind. Electron. Mag.*, vol. 8, no. 1, pp. 16–31, Mar. 2014.
- [21] Y. Li, Y. Wang, and B. Q. Li, "Generalized theory of phase-shifted carrier PWM for cascaded H-bridge converters and modular multilevel converters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 2, pp. 589–605, Jun. 2016.

- [22] B. Wu and M. Narimani, *High-power converters and ac drives*, Hoboken, New Jersey, USA: Wiley, 2017.
- [23] L. Tarisciotti, P. Zanchetta, A. Watson, S. Bifarenti, and J. C. Clare, "Modulated model predictive control for a seven-level cascaded H-bridge back-to-back converter," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5375-5383, Oct. 2014.
- [24] P. Cortes, A. Wilson, S. Kouro, J. Rodriguez, and H. Abu-Rub, "Model predictive control of multilevel cascaded H-bridge inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2691-2699, Aug. 2010.
- [25] J. Huang *et al.*, "Priority sorting approach for modular multilevel converter based on simplified model predictive control," *IEEE Trans. Ind. Electron.*, vol. 65, no. 6, pp. 4819-1830, Jun. 2018.
- [26] M. R. Nasiri, S. Farhangi and J. Rodríguez, "Model predictive control of a multilevel CHB STATCOM in wind farm application using diophantine equations," *IEEE Trans. Ind. Electron.*, vol. 66, no. 2, pp. 1213-1223, Feb. 2019.
- [27] P. Karamanakos and T. Geyer, "Guidelines for the design of finite control set model predictive controllers," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7434-7450, July 2020.
- [28] T. Dorfling, H. du Toit Mouton, T. Geyer, and P. Karamanakos, "Long-horizon finite-control-set model predictive control with nonrecursive sphere decoding on an FPGA," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7520-7531, July 2020.
- [29] P. Karamanakos, A. Ayad and R. Kennel, "A variable switching point predictive current control strategy for quasi-z-source inverters," *IEEE Trans. Ind. Appl.*, vol. 54, no. 2, pp. 1469-1480, March-April 2018.
- [30] S. Xu, J. Zhang, and X. Hu, "Model predictive control for a hybrid multilevel converter with different voltage ratios," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 2, pp. 922-935, Jun. 2019.
- [31] C. Qin, C. Zhang, X. Xing, X. Li, A. Chen, and G. Zhang, "Simultaneous common-mode voltage reduction and neutral-point voltage balance scheme for the quasi-Z-source three-level T-type inverter," *IEEE Trans. Ind. Electron.*, vol. 67, no. 3, pp. 1956-1967, March 2020.
- [32] W. Jiang *et al.*, "A novel virtual space vector modulation with reduced common-mode voltage and eliminated neutral point voltage oscillation for neutral point clamped three-level inverter," *IEEE Trans. Ind. Electron.*, vol. 67, no. 2, pp. 884-894, Feb. 2020.
- [33] J. M. Erdman, R. J. Kerkman, D. W. Schlegel, and G. L. Skibinski, "Effect of PWM inverters on AC motor bearing currents and shaft voltages," *IEEE Trans. Ind. Appl.*, vol. 32, no. 2, pp. 250-259, March-April 1996.
- [34] L. Wang, Y. Shi, Y. Shi, R. Xie, and H. Li, "Ground leakage current analysis and suppression in a 60-kW 5-level T-type transformerless SiC PV inverter," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1271-1283, Feb. 2018.
- [35] L. Zhou, F. Gao, and X. Tao, "A family of neutral-point-clamped circuits of single-phase PV inverters: Generalized principle and implementation," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4307-4319, Jun. 2017.
- [36] F. Chen and W. Qiao, "A general space vector PWM scheme for multilevel inverters," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Milwaukee, WI, USA, 2016, pp. 1-6.
- [37] Y. Li *et al.*, "Distributed generation grid-connected converter testing device based on cascaded H-bridge topology," *IEEE Trans. Ind. Electron.*, vol. 63, no. 4, pp. 2143-2154, April 2016.
- [38] S. Mocevic *et al.*, "Power-cell design and assessment methodology based on a high-current 10 kV SiC MOSFET half-bridge module," *IEEE J. Emerg. Sel. Topics Power Electron.*, in press, 2020.
- [39] L. Maharjan, T. Tajyuta, K. Maruyama, A. Suzuki, and A. Toba, "Development and verification test of the 6.6-kV 200-kVA transformerless SDBC-based STATCOM using SiC-MOSFET modules," *IEEE Trans. Power Electron.*, in press, 2020.
- [40] J. Pan *et al.*, "7-kV 1-MVA SiC-based modular multilevel converter prototype for medium-voltage electric machine drives," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10137-10149, Oct. 2020.
- [41] Z. Wang, Y. Wu, M. H. Mahmud, Z. Zhao, Y. Zhao, and H. A. Mantooh, "Design and validation of a 250-kW all-silicon carbide high-density three-level T-type inverter," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 578-588, March 2020.
- [42] Wolfspeed, "Datasheet C2M0160120D Silicon-Carbide Power MOSFET," [Online]. Available:

<https://www.wolfspeed.com/media/downloads/169/C2M0160120D.pdf>.



Yufei Li (Member, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Xi'an Jiaotong University, Xi'an, China, in 2009 and 2016, respectively.

From 2016 to 2017, he was an engineer with the Shaanxi Electric Power Research Institute, State Grid Corporation of China, Xi'an, China. Since August 2017, he has been an Assistant Professor with the Department of Electrical Engineering, Northwestern Polytechnical University, Xi'an, China. Since June 2019, he has been with the Department of Electrical Engineering, University of Arkansas, Fayetteville,

AR, USA, where he is currently a Postdoctoral Fellow. His research interests include multilevel converters, power converter control, and wide bandgap (WBG) power device applications.



Fei Diao (Student Member, IEEE) received the B.E. and M.E. degrees in electrical engineering from Southwest Jiaotong University, Chengdu, China, in 2015 and 2018, respectively. He is currently pursuing the Ph.D. degree in electrical engineering with the Department of Electrical Engineering, University of Arkansas, Fayetteville, AR, USA.

Currently, his main research interests include power converter modulation and control and wide bandgap (WBG) power device applications.



Yue Zhao (Senior Member, IEEE) received a B.S. degree in electrical engineering from Beijing University of Aeronautics and Astronautics, Beijing, China, in 2010, and a Ph.D. degree in electrical engineering from the University of Nebraska-Lincoln, Lincoln, USA, in 2014.

He was an Assistant Professor in the Department of Electrical and Computer Engineering at the Virginia Commonwealth University, Richmond, USA, in 2014-2015. Since 2015, he has been with the University of Arkansas (UA), Fayetteville, USA, where he is currently an Assistant Professor in the Department of Electrical Engineering. His current research interests include electric machines and drives, power electronics, and renewable energy systems. He has 4 U.S. patents granted and co-authored more than 70 papers in refereed journals and international conference proceedings.

Dr. Zhao is an Associated Editor of the IEEE Transactions on Industry Applications and IEEE Open Journal of Power Electronics. He was a recipient of 2018 U.S. National Science Foundation CAREER Award, the 2020 IEEE Industry Applications Society Andrew W. Smith Outstanding Young Member Achievement Award and the 2020 UA College of Engineering Dean's Award of Excellence.