CDP1—A Data Concentrator Prototype for the Deep Underground Neutrino Experiment

Miryala, Sandeep; Braga, Davide; Christian, David C.; Deptuch, Grzegorz W.; Gui, Ping; Hoff, James R.; Holm, Scott; Wang, Xiaoran

doi:10.1109/TNS.2019.2946176

Title: CDP1—A Data Concentrator Prototype for the Deep Underground Neutrino Experiment

Full Record
Other Related Research

Abstract

The design, power analysis and tests of a first COLDATA Prototype (CDP1) design in 65nm process for the Long Baseline Neutrino Facility (LBNF) and the Deep Underground Neutrino Experiment (DUNE) are presented here. CDP1 is a prototype ASIC, for the COLDATA chip, a data concentrator operated in liquid argon. Furthermore, CDP1 is a test vehicle to qualify most of the analog and digital blocks such as LVDS transmitters and receivers, a 1.28 Gbps serializer, a phase locked loop, I²C for slow control, fast command receiver and calibration logic at cryogenic temperature. Finally, the test measurements of these blocks are carried out at room temperature (300K) and at cryogenic temperature (77K). The test measurements presented in this article are in good agreement with the simulation results.

Authors:

^[1]; Braga, Davide ^[1]; Christian, David C. ^[1]; Deptuch, Grzegorz W. ^[1];

^[2];

^[1]; Holm, Scott ^[1]; Wang, Xiaoran ^[2]

Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
Southern Methodist Univ., Dallas, TX (United States)

Publication Date:: Fri Nov 01 00:00:00 EDT 2019

Research Org.:: Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)

Sponsoring Org.:: USDOE Office of Science (SC), High Energy Physics (HEP)

OSTI Identifier:: 1570842

Report Number(s):: FERMILAB-PUB-19-453-E-PPD
Journal ID: ISSN 0018-9499; oai:inspirehep.net:1759489; TRN: US2001200

Grant/Contract Number:: AC02-07CH11359

Resource Type:: Accepted Manuscript

Journal Name:: IEEE Transactions on Nuclear Science

Additional Journal Information:: Journal Volume: 66; Journal Issue: 11; Journal ID: ISSN 0018-9499

Publisher:: IEEE

Country of Publication:: United States

Language:: English

Subject:: 46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND TECHNOLOGY; Cryogenic electronics; data concentrator; deep underground neutrino experiment (DUNE) electronics; phase locked loop (PLL); serializer

Citation Formats


                    Miryala, Sandeep, Braga, Davide, Christian, David C., Deptuch, Grzegorz W., Gui, Ping, Hoff, James R., Holm, Scott, and Wang, Xiaoran. CDP1—A Data Concentrator Prototype for the Deep Underground Neutrino Experiment.  United States: N. p., 2019. 
Web.  doi:10.1109/TNS.2019.2946176.

Copy to clipboard


                    Miryala, Sandeep, Braga, Davide, Christian, David C., Deptuch, Grzegorz W., Gui, Ping, Hoff, James R., Holm, Scott, & Wang, Xiaoran. CDP1—A Data Concentrator Prototype for the Deep Underground Neutrino Experiment.  United States.  https://doi.org/10.1109/TNS.2019.2946176

Copy to clipboard


                    Miryala, Sandeep, Braga, Davide, Christian, David C., Deptuch, Grzegorz W., Gui, Ping, Hoff, James R., Holm, Scott, and Wang, Xiaoran. Fri .  
"CDP1—A Data Concentrator Prototype for the Deep Underground Neutrino Experiment".  United States.  https://doi.org/10.1109/TNS.2019.2946176.  https://www.osti.gov/servlets/purl/1570842.

Copy to clipboard


                    
@article{osti_1570842,

  title        = {CDP1—A Data Concentrator Prototype for the Deep Underground Neutrino Experiment},

  author       = {Miryala, Sandeep and Braga, Davide and Christian, David C. and Deptuch, Grzegorz W. and Gui, Ping and Hoff, James R. and Holm, Scott and Wang, Xiaoran},

  abstractNote = {The design, power analysis and tests of a first COLDATA Prototype (CDP1) design in 65nm process for the Long Baseline Neutrino Facility (LBNF) and the Deep Underground Neutrino Experiment (DUNE) are presented here. CDP1 is a prototype ASIC, for the COLDATA chip, a data concentrator operated in liquid argon. Furthermore, CDP1 is a test vehicle to qualify most of the analog and digital blocks such as LVDS transmitters and receivers, a 1.28 Gbps serializer, a phase locked loop, I2C for slow control, fast command receiver and calibration logic at cryogenic temperature. Finally, the test measurements of these blocks are carried out at room temperature (300K) and at cryogenic temperature (77K). The test measurements presented in this article are in good agreement with the simulation results.},

  doi          = {10.1109/TNS.2019.2946176},

  journal      = {IEEE Transactions on Nuclear Science},

  number       = 11,

  volume       = 66,

  place        = {United States},

  year         = {Fri Nov 01 00:00:00 EDT 2019},

  month        = {Fri Nov 01 00:00:00 EDT 2019}

}

Copy to clipboard

Journal Article:

Free Publicly Available Full Text

Accepted Manuscript (DOE)

Publisher's Version of Record

https://doi.org/10.1109/TNS.2019.2946176

Other availability

Search WorldCat to find libraries that may hold this journal

Citation Metrics:

Cited by: 5 works

Citation information provided by
Web of Science

Save / Share:

Export Metadata

Save to My Library

Similar Records in DOE PAGES and OSTI.GOV collections:

Characterization and QC practice of 16-channel ADC ASIC at cryogenic temperature for Liquid Argon TPC front-end readout electronics system in DUNE experiment

Journal Article Lopriore, E. ; Braga, D. ; Chen, H. ; ... - Journal of Instrumentation

ColdADC is a low-noise 16-channel analog-to-digital converter ASIC designed for cold readout electronics of Liquid Argon Time Projection Chambers (LArTPCs) in the Deep Underground Neutrino Experiment (DUNE). ColdADC was specifically designed for operation at cryogenic temperatures (77 K–89 K). Cold electronics is considered to be an enabling technology for liquid argon detectors in neutrino experiments. The main function of the chip is to digitize signals from the 16-channel charge-sensitive amplifier designed at BNL (LArASIC) and send digitized signals to the data aggregator and serializer chip (COLDATA). ColdADC operates with a resolution of 12 bits and a sampling rate of 2more »« less
https://doi.org/10.1088/1748-0221/16/06/t06005

Full Text Available
A 20 Gbps Data Transmitting ASIC with PAM4 for Particle Physics Experiments

Conference Zhang, Li ; Gong, Datao ; Hou, Suen ; ...

We present the design principle and test results of a data transmitting ASIC, GBS20, for particle physics experiments. The goal of GBS20 will be an ASIC that employs two serializers each from the 10.24 Gbps lpGBT SerDes, sharing the PLL also from lpGBT. A PAM4 encoder plus a VCSEL driver will be implemented in the same die to use the same clock system, eliminating the need of CDRs in the PAM4 encoder. This way the transmitter module, GBT20, developed using the GBS20 ASIC, will have the exact lpGBT data interface and transmission protocol, with an output up to 20.48 Gbpsmore »« less
Full Text Available
Overview and status of the Long-Baseline Neutrino Facility Far Site cryogenics system

Conference Montanari, D. ; Adamowski, M. ; Bremer, J. ; ... - IOP Conf.Ser.Mater.Sci.Eng.

The Sanford Underground Research Facility (SURF) will host the Far Detector of the Deep Underground Neutrino Experiment (DUNE), an international multi-kiloton Long-Baseline neutrino experiment that will be installed about one and a half kilometers underground in Lead, SD. Detectors will be located inside four cryostats filled with almost 70,000 metric tons of ultrapure liquid argon, with a level of impurities lower than 100 parts per trillion of oxygen equivalent contamination. The cryogenics infrastructure supporting this experiment is provided by the Long-Baseline Neutrino Facility (LBNF). This contribution presents modes of operation, layout, and main features of the LBNF Far Site cryogenicmore »« less
https://doi.org/10.1088/1757-899X/1240/1/012085

Full Text Available
A 20 Gbps PAM4 data transmitter ASIC for particle physics experiments

Journal Article Zhang, L. ; et al. - JINST

We present the design and test results of a novel data transmitter ASIC operating up to 20.48 Gbps with 4-level Pulse-Amplitude-Modulation (PAM4) for particle physics experiments. This ASIC, named GBS20, is fabricated in a 65 nm CMOS technology. Two serializers share a 5.12 GHz Phase Locked Loop (PLL) clock. The outputs from the serializers are combined into a PAM4 signal that directly drives a Vertical-Cavity-Surface-Emitting-Laser (VCSEL). The input data channels, each at 1.28 Gbps, are scrambled with an internal 2more »« less
https://doi.org/10.1088/1748-0221/17/03/C03011

Full Text Available
The design and test results of A Giga-Bit Cable Receiver (GBCR) for the ATLAS Inner Tracker Pixel Detector

Journal Article Zhang, L. ; Gong, D. ; Liu, T. ; ... - TBD

This paper presents the design and test results of a Gigabit Cable Receiver ASIC called GBCR for the HL-LHC upgrade of the ATLAS Inner Tracker (ITk) pixel detector. Three prototypes (GBCR1, GBCR2, and GBCR3) have been designed in the CERN-identified 65 nm CMOS technology. GBCR receives seven (GBCR2) or six (GBCR3) channels (RX) each at 1.28 Gbps from the front-end readout chip RD53B via flex cables up to 1 meter and Twinax cables up to 5 meters and sends the equalized and retimed signals to lpGBT. Both GBCR2 and GBCR3 ASICs have two transmitting channels (TX) that pre-emphasize the signalsmore »« less
Full Text Available

Similar Records