DOE PAGES title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: A Dynamically Reconfigurable System for Closed-Loop Measurements of Network Traffic

Abstract

Streaming network traffic measurement and analysis is critical for detecting and preventing any real-time anomalies in the network. The high speeds and complexity of today's networks, coupled with ever evolving threats, necessitate closing of the loop between measurements and their analysis in real time. The ensuing system demands high levels of programmability and processing where streaming measurements adapt to the changing network behavior in a goal-oriented manner. In this work, we exploit the features and requirements of the problem and develop an application-specific FPGA-based closed-loop measurement (CLM) system. We make novel use of fine-grained partial dynamic reconfiguration (PDR) as underlying reprogramming paradigm, performing low-latency just-in-time compiled logic changes in FPGA fabric corresponding to the dynamic measurement requirements. Our innovative dynamically reconfigurable socket offers 3× logic savings over conventional static solutions, while offering much reduced reconfiguration latencies over conventional PDR mechanisms. Here, we integrate multiple sockets in a highly parallel CLM framework and demonstrate its effectiveness in identifying heavy flows in streaming network traffic. The results using an FPGA prototype offer 100 percent detection accuracy while sustaining increasing link speeds.

Authors:
 [1];  [1];  [1]
  1. Univ. of California, Davis, CA (United States)
Publication Date:
Research Org.:
Lawrence Berkeley National Lab. (LBNL), Berkeley, CA (United States)
Sponsoring Org.:
USDOE Office of Science (SC)
OSTI Identifier:
1523920
Grant/Contract Number:  
AC02-05CH11231
Resource Type:
Accepted Manuscript
Journal Name:
IEEE Transactions on Computers
Additional Journal Information:
Journal Volume: 63; Journal Issue: 2; Journal ID: ISSN 0018-9340
Publisher:
IEEE
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING; Field programmable gate arrays; Table lookup; Registers; Sockets; Hardware; Programming; Pattern matching; parallel circuits; Reconfigurable hardware; network monitoring

Citation Formats

Khan, Faisal, Ghiasi, Soheil, and Chuah, Chen -Nee. A Dynamically Reconfigurable System for Closed-Loop Measurements of Network Traffic. United States: N. p., 2012. Web. doi:10.1109/TC.2012.228.
Khan, Faisal, Ghiasi, Soheil, & Chuah, Chen -Nee. A Dynamically Reconfigurable System for Closed-Loop Measurements of Network Traffic. United States. https://doi.org/10.1109/TC.2012.228
Khan, Faisal, Ghiasi, Soheil, and Chuah, Chen -Nee. Thu . "A Dynamically Reconfigurable System for Closed-Loop Measurements of Network Traffic". United States. https://doi.org/10.1109/TC.2012.228. https://www.osti.gov/servlets/purl/1523920.
@article{osti_1523920,
title = {A Dynamically Reconfigurable System for Closed-Loop Measurements of Network Traffic},
author = {Khan, Faisal and Ghiasi, Soheil and Chuah, Chen -Nee},
abstractNote = {Streaming network traffic measurement and analysis is critical for detecting and preventing any real-time anomalies in the network. The high speeds and complexity of today's networks, coupled with ever evolving threats, necessitate closing of the loop between measurements and their analysis in real time. The ensuing system demands high levels of programmability and processing where streaming measurements adapt to the changing network behavior in a goal-oriented manner. In this work, we exploit the features and requirements of the problem and develop an application-specific FPGA-based closed-loop measurement (CLM) system. We make novel use of fine-grained partial dynamic reconfiguration (PDR) as underlying reprogramming paradigm, performing low-latency just-in-time compiled logic changes in FPGA fabric corresponding to the dynamic measurement requirements. Our innovative dynamically reconfigurable socket offers 3× logic savings over conventional static solutions, while offering much reduced reconfiguration latencies over conventional PDR mechanisms. Here, we integrate multiple sockets in a highly parallel CLM framework and demonstrate its effectiveness in identifying heavy flows in streaming network traffic. The results using an FPGA prototype offer 100 percent detection accuracy while sustaining increasing link speeds.},
doi = {10.1109/TC.2012.228},
journal = {IEEE Transactions on Computers},
number = 2,
volume = 63,
place = {United States},
year = {Thu Sep 13 00:00:00 EDT 2012},
month = {Thu Sep 13 00:00:00 EDT 2012}
}

Journal Article:
Free Publicly Available Full Text
Publisher's Version of Record

Citation Metrics:
Cited by: 1 work
Citation information provided by
Web of Science

Figures / Tables:

Fig. 1 Fig. 1: Network measurement paradigms.

Save / Share: