Search Menu
DOE PAGES title logo U.S. Department of Energy
Office of Scientific and Technical Information
Search Scholarly Publications

Title: A new ATLAS muon CSC readout system with system on chip technology on ATCA platform

Abstract

The ATLAS muon Cathode Strip Chamber (CSC) backend readout system has been upgraded during the LHC 2013-2015 shutdown to be able to handle the higher Level-1 trigger rate of 100 kHz and the higher occupancy at Run-2 luminosity. The readout design is based on the Reconfigurable Cluster Element (RCE) concept for high bandwidth generic DAQ implemented on the Advanced Telecommunication Computing Architecture (ATCA) platform. The RCE design is based on the new System on Chip XILINX ZYNQ series with a processor-centric architecture with ARM processor embedded in FPGA fabric and high speed I/O resources. Together with auxiliary memories, all of these components form a versatile DAQ building block that can host applications tapping into both software and firmware resources. The Cluster on Board (COB) ATCA carrier hosts RCE mezzanines and an embedded Fulcrum network switch to form an online DAQ processing cluster. More compact firmware solutions on the ZYNQ for high speed input and output fiberoptic links and TTC allowed the full system of 320 input links from the 32 chambers to be processed by 6 COBs in one ATCA shelf. The full system was installed in September 2014. In conclusion, we will present the RCE/COB design concept, the firmwaremore » and software processing architecture, and the experience from the intense commissioning for LHC Run 2.« less

Authors:
 [1];  [1];  [1];  [1];  [1];  [2];  [3];  [4];  [1];  [5];  [6];  [5];  [6];  [1];  [1];  [5];  [7];  [1];  [8];  [1] more »;  [5] « less
+ Show Author Affiliations
  1. SLAC National Accelerator Lab., Stanford, CA (United States)
  2. Brookhaven National Lab. (BNL), Upton, NY (United States)
  3. Brookhaven National Lab. (BNL), Upton, NY (United States); Univ. of Athens (Greece)
  4. Chinese Univ. of Hong Kong, Hong Kong (China)
  5. Univ. of California, Irvine, CA (United States)
  6. Brookhaven National Lab. (BNL), Upton, NY (United States); National Technical Univ. of Athens, Athens (Greece)
  7. European Organization for Nuclear Research (CERN), Geneva (Switzerland)
  8. Johannes Gutenberg Univ., Mainz (Germany)
Publication Date:
Research Org.:
SLAC National Accelerator Lab., Menlo Park, CA (United States)
Sponsoring Org.:
USDOE Office of Science (SC)
OSTI Identifier:
1249064
Report Number(s):
SLAC-PUB-16420
Journal ID: ISSN 1748-0221
Grant/Contract Number:  
AC02-76SF00515
Resource Type:
Accepted Manuscript
Journal Name:
Journal of Instrumentation
Additional Journal Information:
Journal Volume: 11; Journal Issue: 01; Journal ID: ISSN 1748-0221
Publisher:
Institute of Physics (IOP)
Country of Publication:
United States
Language:
English
Subject:
46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND TECHNOLOGY; electronic detector readout concepts (gas, liquid); modular electronics; data acquisition concepts

Citation Formats

Bartoldus, R., Claus, R., Garelli, N., Herbst, R. T., Huffer, M., Iakovidis, G., Iordanidou, K., Kwan, K., Kocian, M., Lankford, A. J., Moschovakos, P., Nelson, A., Ntekas, K., Ruckman, L., Russell, J., Schernau, M., Schlenker, S., Su, D., Valderanis, C., Wittgen, M., and Yildiz, S. C. A new ATLAS muon CSC readout system with system on chip technology on ATCA platform. United States: N. p., 2016. Web. doi:10.1088/1748-0221/11/01/C01059.
Copy to clipboard
Bartoldus, R., Claus, R., Garelli, N., Herbst, R. T., Huffer, M., Iakovidis, G., Iordanidou, K., Kwan, K., Kocian, M., Lankford, A. J., Moschovakos, P., Nelson, A., Ntekas, K., Ruckman, L., Russell, J., Schernau, M., Schlenker, S., Su, D., Valderanis, C., Wittgen, M., & Yildiz, S. C. A new ATLAS muon CSC readout system with system on chip technology on ATCA platform. United States. https://doi.org/10.1088/1748-0221/11/01/C01059
Copy to clipboard
Bartoldus, R., Claus, R., Garelli, N., Herbst, R. T., Huffer, M., Iakovidis, G., Iordanidou, K., Kwan, K., Kocian, M., Lankford, A. J., Moschovakos, P., Nelson, A., Ntekas, K., Ruckman, L., Russell, J., Schernau, M., Schlenker, S., Su, D., Valderanis, C., Wittgen, M., and Yildiz, S. C. Mon . "A new ATLAS muon CSC readout system with system on chip technology on ATCA platform". United States. https://doi.org/10.1088/1748-0221/11/01/C01059. https://www.osti.gov/servlets/purl/1249064.
Copy to clipboard
@article{osti_1249064,
title = {A new ATLAS muon CSC readout system with system on chip technology on ATCA platform},
author = {Bartoldus, R. and Claus, R. and Garelli, N. and Herbst, R. T. and Huffer, M. and Iakovidis, G. and Iordanidou, K. and Kwan, K. and Kocian, M. and Lankford, A. J. and Moschovakos, P. and Nelson, A. and Ntekas, K. and Ruckman, L. and Russell, J. and Schernau, M. and Schlenker, S. and Su, D. and Valderanis, C. and Wittgen, M. and Yildiz, S. C.},
abstractNote = {The ATLAS muon Cathode Strip Chamber (CSC) backend readout system has been upgraded during the LHC 2013-2015 shutdown to be able to handle the higher Level-1 trigger rate of 100 kHz and the higher occupancy at Run-2 luminosity. The readout design is based on the Reconfigurable Cluster Element (RCE) concept for high bandwidth generic DAQ implemented on the Advanced Telecommunication Computing Architecture (ATCA) platform. The RCE design is based on the new System on Chip XILINX ZYNQ series with a processor-centric architecture with ARM processor embedded in FPGA fabric and high speed I/O resources. Together with auxiliary memories, all of these components form a versatile DAQ building block that can host applications tapping into both software and firmware resources. The Cluster on Board (COB) ATCA carrier hosts RCE mezzanines and an embedded Fulcrum network switch to form an online DAQ processing cluster. More compact firmware solutions on the ZYNQ for high speed input and output fiberoptic links and TTC allowed the full system of 320 input links from the 32 chambers to be processed by 6 COBs in one ATCA shelf. The full system was installed in September 2014. In conclusion, we will present the RCE/COB design concept, the firmware and software processing architecture, and the experience from the intense commissioning for LHC Run 2.},
doi = {10.1088/1748-0221/11/01/C01059},
journal = {Journal of Instrumentation},
number = 01,
volume = 11,
place = {United States},
year = {Mon Jan 25 00:00:00 EST 2016},
month = {Mon Jan 25 00:00:00 EST 2016}
}
Copy to clipboard
Journal Article:
Free Publicly Available Full Text
Publisher's Version of Record
https://doi.org/10.1088/1748-0221/11/01/C01059
Copyright Statement
Other availability
Search WorldCat Search WorldCat to find libraries that may hold this journal
Citation Metrics:
Cited by: 3 works
Citation information provided by
Web of Science
Save / Share:
Export Metadata
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.

Works referenced in this record:

Cathode Strip Chambers in ATLAS: Installation, Commissioning and in Situ Performance
journal, June 2009

  • Argyropoulos, Theodoros; Assamagan, Ketevi Adikle; Benedict, Brian Hugues
  • IEEE Transactions on Nuclear Science, Vol. 56, Issue 3
  • DOI: 10.1109/TNS.2009.2020861

Software design of the ATLAS Muon Cathode Strip Chamber ROD
journal, December 2012

The Evolution of the Trigger and Data Acquisition System in the ATLAS Experiment
journal, June 2014

The ATLAS Level-1 Central Trigger
journal, December 2011

    Sort by:
    [ × clear filter / sort ]

    Works referencing / citing this record:

    Production and Integration of the ATLAS Insertable B-Layer
    text, January 2018

    Production and Integration of the ATLAS Insertable B-Layer
    text, January 2018

      Sort by:
      [ × clear filter / sort ]

      Similar Records in DOE PAGES and OSTI.GOV collections: