Characterization of a gigabit transceiver for the ATLAS inner tracker pixel detector readout upgrade
Abstract
We present a gigabit transceiver prototype Application Specific Integrated Circuit (ASIC), GBCR, for the ATLAS Inner Tracker (ITk) Pixel detector readout upgrade. GBCR is designed in a 65-nm CMOS technology and consists of four upstream receiver channels, a downstream transmitter channel, and an Inter-Integrated Circuit (I2C) slave. The upstream channels receive the data at 5.12 Gbps passing through 5-meter 34-American Wire Gauge (AWG) Twin-axial (Twinax) cables, equalize and retime them with a recovered clock, and then drive an optical transmitter. The downstream channel receives the data at 2.56 Gbps from an optical receiver and drives the cable as same as the upstream channels. The jitter of the upstream channel output is measured to be 35 ps (peak-peak) when the Clock-Data Recovery (CDR) module is turned on and the jitter of the downstream channel output after the cable is 138 ps (peak-peak). The power consumption of each upstream channel is 72 mW when the CDR module is turned on and the downstream channel consumes 27 mW. GBCR survives the total ionizing dose of 200 kGy.
- Authors:
-
- Central China Normal Univ., Hubei (China); Southern Methodist Univ., Dallas, TX (United States)
- Southern Methodist Univ., Dallas, TX (United States)
- Central China Normal Univ., Hubei (China)
- European Organization for Nuclear Research (CERN), Geneva (Switzerland)
- KU Leuven (Switzerland)
- Publication Date:
- Research Org.:
- Harvard Univ., Cambridge, MA (United States)
- Sponsoring Org.:
- USDOE Office of Science (SC), High Energy Physics (HEP)
- OSTI Identifier:
- 1685045
- Grant/Contract Number:
- SC0007881; AC02-05CH11231
- Resource Type:
- Accepted Manuscript
- Journal Name:
- Journal of Instrumentation
- Additional Journal Information:
- Journal Volume: 15; Journal Issue: 03; Journal ID: ISSN 1748-0221
- Publisher:
- Institute of Physics (IOP)
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 47 OTHER INSTRUMENTATION; Analogue electronic circuits; Electronic detector readout concepts (solid-state); Front-end electronics for detector readout; VLSI circuits
Citation Formats
Chen, C., Gong, D., Guo, D., Huang, G., Huang, X., Kulis, S., Leroux, P, Liu, C., Liu, T., Moreira, P., Prinzie, J., Sun, Q., Wang, P., Xiao, L., and Ye, J. Characterization of a gigabit transceiver for the ATLAS inner tracker pixel detector readout upgrade. United States: N. p., 2020.
Web. doi:10.1088/1748-0221/15/03/t03005.
Chen, C., Gong, D., Guo, D., Huang, G., Huang, X., Kulis, S., Leroux, P, Liu, C., Liu, T., Moreira, P., Prinzie, J., Sun, Q., Wang, P., Xiao, L., & Ye, J. Characterization of a gigabit transceiver for the ATLAS inner tracker pixel detector readout upgrade. United States. https://doi.org/10.1088/1748-0221/15/03/t03005
Chen, C., Gong, D., Guo, D., Huang, G., Huang, X., Kulis, S., Leroux, P, Liu, C., Liu, T., Moreira, P., Prinzie, J., Sun, Q., Wang, P., Xiao, L., and Ye, J. Mon .
"Characterization of a gigabit transceiver for the ATLAS inner tracker pixel detector readout upgrade". United States. https://doi.org/10.1088/1748-0221/15/03/t03005. https://www.osti.gov/servlets/purl/1685045.
@article{osti_1685045,
title = {Characterization of a gigabit transceiver for the ATLAS inner tracker pixel detector readout upgrade},
author = {Chen, C. and Gong, D. and Guo, D. and Huang, G. and Huang, X. and Kulis, S. and Leroux, P and Liu, C. and Liu, T. and Moreira, P. and Prinzie, J. and Sun, Q. and Wang, P. and Xiao, L. and Ye, J.},
abstractNote = {We present a gigabit transceiver prototype Application Specific Integrated Circuit (ASIC), GBCR, for the ATLAS Inner Tracker (ITk) Pixel detector readout upgrade. GBCR is designed in a 65-nm CMOS technology and consists of four upstream receiver channels, a downstream transmitter channel, and an Inter-Integrated Circuit (I2C) slave. The upstream channels receive the data at 5.12 Gbps passing through 5-meter 34-American Wire Gauge (AWG) Twin-axial (Twinax) cables, equalize and retime them with a recovered clock, and then drive an optical transmitter. The downstream channel receives the data at 2.56 Gbps from an optical receiver and drives the cable as same as the upstream channels. The jitter of the upstream channel output is measured to be 35 ps (peak-peak) when the Clock-Data Recovery (CDR) module is turned on and the jitter of the downstream channel output after the cable is 138 ps (peak-peak). The power consumption of each upstream channel is 72 mW when the CDR module is turned on and the downstream channel consumes 27 mW. GBCR survives the total ionizing dose of 200 kGy.},
doi = {10.1088/1748-0221/15/03/t03005},
journal = {Journal of Instrumentation},
number = 03,
volume = 15,
place = {United States},
year = {Mon Mar 30 00:00:00 EDT 2020},
month = {Mon Mar 30 00:00:00 EDT 2020}
}
Works referenced in this record:
A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers
journal, December 2000
- Sackinger, E.; Fischer, W. C.
- IEEE Journal of Solid-State Circuits, Vol. 35, Issue 12
A 12 GHz low-jitter LC-VCO PLL in 130 nm CMOS
journal, March 2015
- You, Y.; Chen, J.; Feng, Y.
- Journal of Instrumentation, Vol. 10, Issue 03
A 4.9-GHz low power, low jitter, LC phase locked loop
journal, December 2010
- Liu, T.
- Journal of Instrumentation, Vol. 5, Issue 12
A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector
journal, May 2001
- Savoj, J.; Razavi, B.
- IEEE Journal of Solid-State Circuits, Vol. 36, Issue 5
A low noise clock generator for high-resolution time-to-digital convertors
journal, February 2016
- Prinzie, J.; Christiaensen, J.; Moreira, P.
- Journal of Instrumentation, Vol. 11, Issue 02
Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers
journal, September 2007
- Gondi, S. .; Razavi, B. .
- IEEE Journal of Solid-State Circuits, Vol. 42, Issue 9
A New Adaptive Technique for Transmitter Pre-Emphasis and Receiver Equalization in a High-Speed Backplane Environment
conference, January 2006
- Baskaran, L. P.; Agili, S.; Morales, A.
- 2006 Digest of Technical Papers International Conference on Consumer Electronics
A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology
journal, January 2018
- Prinzie, Jeffrey; Christiansen, Jorgen; Moreira, Paulo
- IEEE Transactions on Nuclear Science, Vol. 65, Issue 1