DOE PAGES title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Diagnosis of Factors Impacting Yield in Multilayer Devices for Superconducting Electronics

Journal Article · · IEEE Transactions on Applied Superconductivity

The ability to localize defects in order to understand failure mechanisms in complex superconducting electronics circuits, while operating at low temperature, does not yet exist. Here, this work applies thermally-induced voltage alteration (TIVA), to a biased superconducting electronics (SCE) circuit at ambient temperature. TIVA is a commonly used, laser-based failure analysis technique developed for silicon-based microelectronics. The non-operational circuit consisted of an arithmetic logic unit (ALU) in a high-frequency test bed designed at HYPRES and fabricated by MIT Lincoln Laboratory using their SFQ5ee process. Localized TIVA signals were correlated with reflected light images at the surface, and these sites were further investigated by scanning electron microscopy imaging of focused ion-beam cross-sections. The areas investigated, where prominent TIVA signals were observed, showed seams in the Nb wiring layers at contacts to Josephson junctions or inductors and/or disrupted junction morphologies. Finally, these results suggest that the TIVA technique can be used at ambient temperature to diagnose fabrication defects that may cause low temperature circuit failure.

Research Organization:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Organization:
USDOE National Nuclear Security Administration (NNSA); Intelligence Advanced Research Projects Activity (IARPA)
Grant/Contract Number:
AC04-94AL85000; NA0003525
OSTI ID:
1526220
Report Number(s):
SAND-2019-5787J; 675765
Journal Information:
IEEE Transactions on Applied Superconductivity, Vol. 29, Issue 5; ISSN 1051-8223
Publisher:
Institute of Electrical and Electronics Engineers (IEEE)Copyright Statement
Country of Publication:
United States
Language:
English

Similar Records

High-speed Josephson integrated circuit technology
Conference · 1989 · IEEE Trans. Magn.; (United States) · OSTI ID:6044234

Thermally-induced voltage alteration for analysis of microelectromechanical devices
Patent · 2002 · OSTI ID:874530

Radiation test and simulation of CMOS/SOS/Si-gate ALU and ROM devices
Conference · 1976 · IEEE Trans. Nucl. Sci.; (United States) · OSTI ID:7256742