skip to main content
DOE PAGES title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Extending Moore's Law via Computationally Error Tolerant Computing.

Abstract

Dennard scaling has ended. Lowering the voltage supply (V dd) to sub-volt levels causes intermittent losses in signal integrity, rendering further scaling (down) no longer acceptable as a means to lower the power required by a processor core. However, it is possible to correct the occasional errors caused due to lower V dd in an efficient manner and effectively lower power. By deploying the right amount and kind of redundancy, we can strike a balance between overhead incurred in achieving reliability and energy savings realized by permitting lower V dd. One promising approach is the Redundant Residue Number System (RRNS) representation. Unlike other error correcting codes, RRNS has the important property of being closed under addition, subtraction and multiplication, thus enabling computational error correction at a fraction of an overhead compared to conventional approaches. We use the RRNS scheme to design a Computationally-Redundant, Energy-Efficient core, including the microarchitecture, Instruction Set Architecture (ISA) and RRNS centered algorithms. Finally, from the simulation results, this RRNS system can reduce the energy-delay-product by about 3× for multiplication intensive workloads and by about 2× in general, when compared to a non-error-correcting binary core.

Authors:
 [1];  [1];  [1];  [1];  [2];  [2];  [2]
  1. Georgia Inst. of Technology, Atlanta, GA (United States)
  2. Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Publication Date:
Research Org.:
Sandia National Lab. (SNL-NM), Albuquerque, NM (United States)
Sponsoring Org.:
USDOE National Nuclear Security Administration (NNSA)
OSTI Identifier:
1432788
Report Number(s):
SAND-2018-0257J
Journal ID: ISSN 1544-3566; 659857
Grant/Contract Number:  
AC04-94AL85000
Resource Type:
Accepted Manuscript
Journal Name:
ACM Transactions on Architecture and Code Optimization
Additional Journal Information:
Journal Volume: 15; Journal Issue: 1; Journal ID: ISSN 1544-3566
Publisher:
Association for Computing Machinery
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Deng, Bobin, Srikanth, Sriseshan, Hein, Eric R., Conte, Thomas M., Debenedictis, Erik, Cook, Jeanine, and Frank, Michael. Extending Moore's Law via Computationally Error Tolerant Computing.. United States: N. p., 2018. Web. doi:10.1145/3177837.
Deng, Bobin, Srikanth, Sriseshan, Hein, Eric R., Conte, Thomas M., Debenedictis, Erik, Cook, Jeanine, & Frank, Michael. Extending Moore's Law via Computationally Error Tolerant Computing.. United States. doi:10.1145/3177837.
Deng, Bobin, Srikanth, Sriseshan, Hein, Eric R., Conte, Thomas M., Debenedictis, Erik, Cook, Jeanine, and Frank, Michael. Thu . "Extending Moore's Law via Computationally Error Tolerant Computing.". United States. doi:10.1145/3177837. https://www.osti.gov/servlets/purl/1432788.
@article{osti_1432788,
title = {Extending Moore's Law via Computationally Error Tolerant Computing.},
author = {Deng, Bobin and Srikanth, Sriseshan and Hein, Eric R. and Conte, Thomas M. and Debenedictis, Erik and Cook, Jeanine and Frank, Michael},
abstractNote = {Dennard scaling has ended. Lowering the voltage supply (Vdd) to sub-volt levels causes intermittent losses in signal integrity, rendering further scaling (down) no longer acceptable as a means to lower the power required by a processor core. However, it is possible to correct the occasional errors caused due to lower Vdd in an efficient manner and effectively lower power. By deploying the right amount and kind of redundancy, we can strike a balance between overhead incurred in achieving reliability and energy savings realized by permitting lower Vdd. One promising approach is the Redundant Residue Number System (RRNS) representation. Unlike other error correcting codes, RRNS has the important property of being closed under addition, subtraction and multiplication, thus enabling computational error correction at a fraction of an overhead compared to conventional approaches. We use the RRNS scheme to design a Computationally-Redundant, Energy-Efficient core, including the microarchitecture, Instruction Set Architecture (ISA) and RRNS centered algorithms. Finally, from the simulation results, this RRNS system can reduce the energy-delay-product by about 3× for multiplication intensive workloads and by about 2× in general, when compared to a non-error-correcting binary core.},
doi = {10.1145/3177837},
journal = {ACM Transactions on Architecture and Code Optimization},
number = 1,
volume = 15,
place = {United States},
year = {2018},
month = {3}
}

Journal Article:
Free Publicly Available Full Text
Publisher's Version of Record

Save / Share:

Works referenced in this record:

Razor: a low-power pipeline based on circuit-level timing speculation
conference, January 2003

  • Ernst, D.; Das, S.
  • 36th International Symposium on Microarchitecture, 22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)
  • DOI: 10.1109/MICRO.2003.1253179

Arbitrary Error Detection in Combinational Circuits by Using Partitioning
conference, October 2008

  • Keren, Osnat; Levin, Ilya; Ostrovsky, Vladimir
  • 2008 23rd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems
  • DOI: 10.1109/DFT.2008.34

Self-checked computation using residue arithmetic
journal, January 1966

  • Watson, R. W.; Hastings, C. W.
  • Proceedings of the IEEE, Vol. 54, Issue 12, p. 1920-1931
  • DOI: 10.1109/PROC.1966.5275

Chinese remaindering with errors
conference, January 1999

  • Goldreich, Oded; Ron, Dana; Sudan, Madhu
  • Proceedings of the thirty-first annual ACM symposium on Theory of computing - STOC '99
  • DOI: 10.1145/301250.301309

Biresidue Error-Correcting Codes for Computer Arithmetic
journal, May 1970


Redundant residue number systems for error detection and correction in digital filters
journal, October 1980

  • Etzel, M.; Jenkins, W.
  • IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 28, Issue 5
  • DOI: 10.1109/TASSP.1980.1163442

Concurrent Error Detection in ALU's by Recomputing with Shifted Operands
journal, July 1982


Preserving Hamming Distance in Arithmetic and Logical Operations
journal, November 2013

  • Dolev, Shlomi; Frenkel, Sergey; Tamir, Dan E.
  • Journal of Electronic Testing, Vol. 29, Issue 6
  • DOI: 10.1007/s10836-013-5421-9

New Error Control Algorithms for Residue Number System Codes
journal, April 2016


Fast combinatorial RNS processors for DSP applications
journal, May 1995

  • Di Claudio, E. D.; Piazza, F.; Orlandi, G.
  • IEEE Transactions on Computers, Vol. 44, Issue 5
  • DOI: 10.1109/12.381948

DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors
conference, February 2008

  • Gupta, Meeta S.; Rangan, Krishna K.; Smith, Michael D.
  • 2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)
  • DOI: 10.1109/HPCA.2008.4658654

An algorithm for scaling and single residue error correction in residue number systems
journal, January 1990

  • Su, C. -C.; Lo, H. -Y.
  • IEEE Transactions on Computers, Vol. 39, Issue 8
  • DOI: 10.1109/12.57044

A new algorithm for single error correction In RRNS
conference, November 2013

  • Yin, Pengsheng; Li, Lei
  • 2013 International Conference on Communications, Circuits and Systems (ICCCAS)
  • DOI: 10.1109/ICCCAS.2013.6765313

Error Detection and Correction by Product Codes in Residue Number Systems
journal, September 1974


Fault tolerant asynchronous adder through dynamic self-reconfiguration
conference, January 2005

  • Song Peng, ; Manohar, R.
  • 2005 International Conference on Computer Design
  • DOI: 10.1109/ICCD.2005.56

Single Residue Error Correction in Residue Number Systems
journal, May 1983


Error Correction in Polynomial Remainder Codes With Non-Pairwise Coprime Moduli and Robust Chinese Remainder Theorem for Polynomials
journal, March 2015


A new residue arithmetic error correction scheme
journal, January 1996

  • Katti, R. S.
  • IEEE Transactions on Computers, Vol. 45, Issue 1
  • DOI: 10.1109/12.481482

Efficient use of time and hardware redundancy for concurrent error detection in a 32-bit VLSI adder
journal, February 1988

  • Johnson, B. W.; Aylor, J. H.; Hana, H. H.
  • IEEE Journal of Solid-State Circuits, Vol. 23, Issue 1
  • DOI: 10.1109/4.281

Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor
journal, January 2016

  • Khan, Asif Islam; Chatterjee, Korok; Duarte, Juan Pablo
  • IEEE Electron Device Letters, Vol. 37, Issue 1
  • DOI: 10.1109/LED.2015.2501319

In Quest of the “Next Switch”: Prospects for Greatly Reduced Power Dissipation in a Successor to the Silicon Field-Effect Transistor
journal, December 2010


New fault tolerant techniques for residue number systems
journal, January 1992

  • Orton, G. A.; Peppard, L. E.; Tavares, S. E.
  • IEEE Transactions on Computers, Vol. 41, Issue 11
  • DOI: 10.1109/12.177315

Multi-fault Attack Detection for RNS Cryptographic Architecture
conference, July 2016

  • Bajard, Jean-Claude; Eynard, Julien; Merkiche, Nabil
  • 2016 IEEE 23nd Symposium on Computer Arithmetic (ARITH)
  • DOI: 10.1109/ARITH.2016.16

A systolic redundant residue arithmetic error correction circuit
journal, April 1993

  • Di Claudio, E. D.; Orlandi, G.; Piazza, F.
  • IEEE Transactions on Computers, Vol. 42, Issue 4
  • DOI: 10.1109/12.214689

Error Correction in Redundant Residue Number Systems
journal, January 1973


Self Checking in Current Floating-Point Units
conference, July 2011

  • Lipetz, Daniel; Schwarz, Eric
  • 2011 IEEE 20th Symposium on Computer Arithmetic (ARITH)
  • DOI: 10.1109/ARITH.2011.18

Residue Number Systems: A New Paradigm to Datapath Optimization for Low-Power and High-Performance Digital Signal Processing Applications
journal, January 2015

  • Chang, Chip-Hong; Molahosseini, Amir Sabbagh; Zarandi, Azadeh Alsadat Emrani
  • IEEE Circuits and Systems Magazine, Vol. 15, Issue 4
  • DOI: 10.1109/MCAS.2015.2484118

Carry checking/parity prediction adders and ALUs
journal, February 2003

  • Nicolaidis, M.
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, Issue 1
  • DOI: 10.1109/TVLSI.2002.800526

RSA speedup with chinese remainder theorem immune against hardware fault cryptanalysis
journal, April 2003


A Shared-Well Dual-Supply-Voltage 64-bit ALU
journal, March 2004

  • Shimazaki, Y.; Zlatanovici, R.; Nikolic, B.
  • IEEE Journal of Solid-State Circuits, Vol. 39, Issue 3
  • DOI: 10.1109/JSSC.2003.822775

Parallel Algorithms for Residue Scaling and Error Correction in Residue Arithmetic
journal, January 2013

  • Lo, Hao-Yung; Lin, Ting-Wei
  • Wireless Engineering and Technology, Vol. 04, Issue 04
  • DOI: 10.4236/wet.2013.44029

A method of monitoring execution of arithmetic operations on computers in computerized monitoring and measuring systems
journal, March 2008


Fast RNS division algorithms for fixed divisors with application to RSA encryption
journal, August 1994


A coding theory approach to error control in redundant residue number systems. I. Theory and single error correction
journal, January 1992

  • Krishna, H.; Lin, K. -Y.; Sun, J. -D.
  • IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 39, Issue 1
  • DOI: 10.1109/82.204106

Multiple Bit Error Detection and Correction in GF Arithmetic Circuits
conference, December 2010

  • Mathew, J.; Banerjee, S.; Mahesh, P.
  • 2010 International Symposium on Electronic System Design (ISED 2010)
  • DOI: 10.1109/ISED.2010.28

Cost effective soft error mitigation for parallel adders by exploiting inherent redundancy
conference, June 2010

  • Sun, Yan; Zhang, Minxuan; Li, Shaoqing
  • Technology (ICICDT), 2010 IEEE International Conference on Integrated Circuit Design and Technology
  • DOI: 10.1109/ICICDT.2010.5510255

DIVA: a reliable substrate for deep submicron microarchitecture design
conference, January 1999

  • Austin, T. M.
  • MICRO-32. 32nd Annual ACM/IEEE International Symposium on Microarchitecture, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture
  • DOI: 10.1109/MICRO.1999.809458

Floating-point numbers in residue number systems
journal, January 1991


New Self-checking Output-Duplicated Booth Multiplier with High Fault Coverage for Soft Errors
conference, January 2005

  • Marienfeld, D.; Sogomonyan, E. S.; Ocheretnij, V.
  • 14th Asian Test Symposium (ATS'05)
  • DOI: 10.1109/ATS.2005.80

Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding
journal, December 2007

  • Vasudevan, Dilip P.; Lala, Parag K.; Parkerson, James Patrick
  • IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 54, Issue 12
  • DOI: 10.1109/TCSI.2007.910537

Design of ion-implanted MOSFET's with very small physical dimensions
journal, October 1974

  • Dennard, R. H.; Gaensslen, F. H.; Rideout, V. L.
  • IEEE Journal of Solid-State Circuits, Vol. 9, Issue 5
  • DOI: 10.1109/JSSC.1974.1050511

Time redundant error correcting adders and multipliers
conference, January 1992

  • Hsu, Y. M.; Swartzlander, E. E.
  • Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
  • DOI: 10.1109/DFTVS.1992.224350

Exploiting residue number system for power-efficient digital signal processing in embedded processors
conference, January 2009

  • Chokshi, Rooju; Berezowski, Krzysztof S.; Shrivastava, Aviral
  • Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems - CASES '09
  • DOI: 10.1145/1629395.1629401

A non-iterative multiple residue digit error detection and correction algorithm in RRNS
journal, February 2016


RNS-to-binary conversion for efficient VLSI implementation
journal, June 1998

  • Cardarilli, G. C.; Re, M.; Lojacono, R.
  • IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 45, Issue 6
  • DOI: 10.1109/81.678485

RNS-enabled digital signal processor design
journal, January 2002

  • Ramı́rez, J.; Garcı́a, A.; López-Buedo, S.
  • Electronics Letters, Vol. 38, Issue 6
  • DOI: 10.1049/el:20020192

Multiple error detection and correction based on redundant residue number systems
journal, March 2008


Performance of Systematic RRNS Based Space-Time Block Codes with Probability-Aware Adaptive Demapping
journal, May 2013


Error Detecting and Correcting Binary Codes for Arithmetic Operations
journal, September 1960


(Keynote) In Quest of a Fast, Low-Voltage Digital Switch
journal, April 2012