DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Parallel processor-based raster graphics system architecture

Abstract

An apparatus for generating raster graphics images from the graphics command stream includes a plurality of graphics processors connected in parallel, each adapted to receive any part of the graphics command stream for processing the command stream part into pixel data. The apparatus also includes a frame buffer for mapping the pixel data to pixel locations and an interconnection network for interconnecting the graphics processors to the frame buffer. Through the interconnection network, each graphics processor may access any part of the frame buffer concurrently with another graphics processor accessing any other part of the frame buffer. The plurality of graphics processors can thereby transmit concurrently pixel data to pixel locations in the frame buffer.

Inventors:
 [1]
  1. Seattle, WA
Issue Date:
Research Org.:
Pacific Northwest National Laboratory (PNNL), Richland, WA (United States)
OSTI Identifier:
867495
Patent Number(s):
4949280
Assignee:
Battelle Memorial Institute (Richland, WA)
Patent Classifications (CPCs):
G - PHYSICS G09 - EDUCATION G09G - ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
DOE Contract Number:  
AC06-76RL01830
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
parallel; processor-based; raster; graphics; architecture; apparatus; generating; images; command; stream; plurality; processors; connected; adapted; receive; processing; pixel; data; frame; buffer; mapping; locations; interconnection; network; interconnecting; processor; access; concurrently; accessing; transmit; parallel processor; raster graphics; graphics image; parallel process; /345/

Citation Formats

Littlefield, Richard J. Parallel processor-based raster graphics system architecture. United States: N. p., 1990. Web.
Littlefield, Richard J. Parallel processor-based raster graphics system architecture. United States.
Littlefield, Richard J. Mon . "Parallel processor-based raster graphics system architecture". United States. https://www.osti.gov/servlets/purl/867495.
@article{osti_867495,
title = {Parallel processor-based raster graphics system architecture},
author = {Littlefield, Richard J},
abstractNote = {An apparatus for generating raster graphics images from the graphics command stream includes a plurality of graphics processors connected in parallel, each adapted to receive any part of the graphics command stream for processing the command stream part into pixel data. The apparatus also includes a frame buffer for mapping the pixel data to pixel locations and an interconnection network for interconnecting the graphics processors to the frame buffer. Through the interconnection network, each graphics processor may access any part of the frame buffer concurrently with another graphics processor accessing any other part of the frame buffer. The plurality of graphics processors can thereby transmit concurrently pixel data to pixel locations in the frame buffer.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Mon Jan 01 00:00:00 EST 1990},
month = {Mon Jan 01 00:00:00 EST 1990}
}